IP Library Granted Patent US 7,940,231
Granted Patent B2
US 7,940,231 · App. 11/727,469 · Granted May 10, 2011

Display panel drive-control device and display panel drive-control method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,940,231
App. No.
11/727,469
Granted
May 10, 2011
Kind
B2
Abstract

A first latch circuit temporarily memorizes a display pixel data by one line. A second latch circuit temporarily memorizes the display pixel data as a preceding display pixel data that precedes the display pixel data by one line. The load judging circuit judges a transition state of the display pixel data based on the display pixel data and the preceding display pixel data and predicts a drive load capacity CL based on a result of the judgment. A drivability adjusting circuit adjusts a signal level of the display pixel data based on a result of the prediction of the drive load capacity CL and adjusts drivability of an output.

Claims (32)

1. A display panel drive-control device comprising:

a first latch circuit for temporarily memorizing a display pixel data by one line;

a second latch circuit for temporarily memorizing a preceding display pixel data that precedes the display pixel data by one line;

a load judging circuit for judging a transition state of the display pixel data based on the display pixel data and the preceding display pixel data and predicting a drive load capacity based on a result of the judgment;

a drivability adjusting circuit for adjusting a signal level of the display pixel data based on a result of the prediction of the drive load capacity;

wherein the drivability adjusting circuit comprises:

a signal level adjusting circuit for adjusting the display pixel data to have such a signal level that is necessary for the display; and

a drivability adjustment output circuit for adjusting a drivability of the display pixel data which is level-adjusted with the signal level adjusting circuit in accordance with a prediction result of the drive load capacity by the load judging circuit, and

wherein the drivability adjusting circuit comprises:

a plurality of drivability adjustment output circuits having different levels of drivability respectively; and

a selector for selecting the drivability adjustment output circuit suitable for the drive load capacity from the plurality of drivability adjustment output circuits.

2. A display panel drive-control device comprising:

a first latch circuit for temporarily memorizing a display pixel data by one line;

a second latch circuit for temporarily memorizing a preceding display pixel data that precedes the display pixel data by one line;

a load judging circuit for judging a transition state of the display pixel data based on the display pixel data and the preceding display pixel data and predicting a drive load capacity based on a result of the judgment;

a drivability adjusting circuit for adjusting a signal level of the display pixel data based on a result of the prediction of the drive load capacity; and

a delay adjusting circuit for delaying an output timing of the display pixel data so as to synchronize the output timing with an output timing of the prediction result by the load judging circuit.

3. A display panel drive-control device comprising:

a first latch circuit for temporarily memorizing a display pixel data by one line;

a second latch circuit for temporarily memorizing a preceding display pixel data that precedes the display pixel data by one line;

a load judging circuit for judging a transition state of the display pixel data based on the display pixel data and the preceding display pixel data and predicting a drive load capacity based on a result of the judgment;

a drivability adjusting circuit for adjusting a signal level of the display pixel data based on a result of the prediction of the drive load capacity; and

a data shift circuit for fetching the display pixel data by one scanning line while shifting the display pixel data in accordance with a pixel clock.

4. A display panel drive-control method comprising:

a comparing step for comparing a group of display pixel data consisting of three pixels, that are a pixel to be controlled (k) n and pixels (k−1) n and (k+1) n adjacent thereto on both sides thereof in a scanning line n, to a group of preceding display pixel data consisting of three pixels, that are a pixel (k) n-1 corresponding to the pixel to be controlled (k) n and pixels (k−1) n-1 and (k+1) n-1 adjacent thereto on both sides thereof in a scanning line n −1 immediately before the scanning line n;

a predicting step for monitoring a state of data transition from the preceding display pixel data to the display pixel data based on a comparison result obtained in the comparing step and predicting a drive load capacity based on an monitoring result thereby obtained; and

a signal level adjusting step for adjusting a signal level of the display pixel data based on a prediction result thereby obtained.

5. The display panel drive-control method as claimed in claim 4 , wherein

the comparing step further includes:

a first comparing step for comparing the display pixel data of the pixel (k−1) n to the display pixel data of the pixel (k−1) n-1 and comparing the display pixel data of the pixel (k+1) n to the display pixel data of the pixel (k+1) n-1 ; and

a second comparing step for comparing the display pixel data of the pixel (k 31 1) n to the display pixel data of the pixel (k+1) n , wherein

the predicting step monitors the data transition state from the preceding display pixel data to the display pixel data based on results of the comparisons in the first and second comparing steps in the predicting step.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2014
From: PANASONIC CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.)
To: GODO KAISHA IP BRIDGE 1
Reel/Frame 032152/0514 →
CHANGE OF NAME Recorded Nov 20, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0534 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2007
From: MORIYAMA, SEIICHI; KAGEYAMA, HIROYUKI; SEIKE, MAMORU; SUENAGA, JYUNICHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 019604/0039 →