IP Library Granted Patent US 7,920,603
Granted Patent B2
US 7,920,603 · App. 11/736,989 · Granted Apr 5, 2011

Method and system for switching elementary streams on a decoder with zero delay

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,920,603
App. No.
11/736,989
Granted
Apr 5, 2011
Kind
B2
Abstract

Presented herein are system(s), method(s), and apparatus for rapid switching between streams of data. In one embodiment, there is described a circuit for providing media. The circuit comprises a multiplexed stream processor, a queue, and a decoder. The multiplexed stream processor receives a multiplexed stream and filtering at least one elementary stream. The queue queues the at least one elementary stream. The decoder decodes the at least one elementary stream. The multiplexed stream processor filters at least another elementary stream instead of at least one elementary stream after issuance of a command to switch from the at least one elementary stream to the at least another elementary stream. The queue stores a portion of the at least one elementary stream after issuance of the command, said portion of the at least one elementary stream being written into the queue before issuance of the command. The decoder decodes the portion of the at least one elementary stream and the at least another elementary stream.

Claims (19)

1. A circuit for providing media, said circuit comprising:

a multiplexed stream processor for receiving a multiplexed stream and filtering at least one elementary stream;

a queue for queuing the at least one elementary stream;

a decoder for decoding the at least one elementary stream; and

wherein the multiplexed stream processor filters at least another elementary stream instead of at least one elementary stream after issuance of a command to switch from the at least one elementary stream to the at least another elementary stream;

wherein the queue stores a portion of the at least one elementary stream after issuance of the command, said portion of the at least one elementary stream being written into the queue before issuance of the command; and

wherein the decoder decodes the portion of the at least one elementary stream and the at least another elementary stream.

2. The circuit of claim 1 , wherein receipt by the decoder of the beginning of the at least another elementary stream causes an exception at the decoder, said exception causing the decoder to execute an exception handler, wherein said exception handler causes the decoder to select a codec for the at least another elementary stream.

3. The circuit of claim 1 , wherein the multiplexed stream processor places an indicator into the queue, said indicator indicating the start of the at least another elementary stream.

4. The circuit of claim 1 , further comprising:

another decoder for decoding at least one other stream of data while the decoder decodes the at least another stream of data and the at least one data stream.

5. The circuit of claim 1 , wherein the decoder further comprises:

an extractor for receiving the at least one elementary stream and the another elementary stream; and

a decompression engine for decompressing said at least one elementary stream and the another elementary stream.

6. The circuit of claim 5 , wherein the extractor detects the another elementary stream and interrupts the decompression engine, and wherein the interrupt causes the decompression engine to load a context associated with the another elementary stream.

7. The circuit of claim 5 , wherein the extractor detects the another elementary stream by detecting an indicator indicating the change to the another elementary stream.

8. The circuit of claim 1 , wherein the multiplexed stream comprises a program stream.

9. The circuit of claim 1 , wherein the multiplexed stream comprises a transport stream.

10. The circuit of claim 1 , wherein the queue for queing the at least one stream also queues the another stream.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE PROPERTY NUMBERS PREVIOUSLY RECORDED AT REEL: 47630 FRAME: 344. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 21, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0267 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 9/5/2018 PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0687. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0344 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0687 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2009
From: BROADCOM ADVANCED COMPRESSION GROUP, LLC
To: BROADCOM CORPORATION
Reel/Frame 022299/0916 →