IP Library Granted Patent US 7,611,923
Granted Patent B2
US 7,611,923 · App. 11/740,962 · Granted Nov 3, 2009

Method and apparatus for forming stacked die and substrate structures for increased packing density

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,611,923
App. No.
11/740,962
Granted
Nov 3, 2009
Kind
B2
Abstract

A stacked semiconductor apparatus has at least one die attached to a first side of a carrier substrate. A first circuitized substrate is attached to the first side of the carrier substrate and overlying the at least one die in a manner such that the first circuitized substrate serves as an electrical interconnection device and a heat spreading lid. The first circuitized substrate is further configured so as to facilitate cooling of the at least one die by at least a cross flow of a cooling medium therethrough.

Claims (16)

1. A method for forming a stacked semiconductor apparatus, the method comprising:

attaching at least one die to a first side of a carrier substrate;

attaching a first circuitized substrate to said first side of said carrier substrate so as to overlie said at least one die attached to said first side of said carrier substrate in a manner such that said first circuitized substrate serves as an electrical interconnection device and a heat spreading lid; and

configuring said first circuitized substrate further so as to facilitate cooling of said at least one die attached to said first side of said carrier substrate by at least the introduction of a cross flow of a cooling medium therethrough.

2. The method of claim 1 , wherein the perimeter of said first circuitized substrate is shaped such that a step height is created at a center portion thereof.

3. The method of claim 1 , further comprising a thermal heat spreading material disposed between the top surface of said at least one die attached to said first side of said carrier substrate and the bottom surface of said first circuitized substrate.

4. The method of claim 1 , further comprising a heat spreading device attached to the top of said at least one die attached to said first side of said carrier substrate, said heat spreading device extending beyond the width of said first circuitized substrate and having upwardly disposed fins on the outer edges thereof.

5. The method of claim 1 , further comprising:

attaching at least one die to a second side of said carrier substrate such that the top surface of said at least one die attached to said second side of said carrier substrate is oriented in a downward direction with respect to said at least one die attached to said first side of said carrier substrate; and

attaching a second circuitized substrate to said second side of said carrier substrate and overlying said at least one die attached to said second side of said carrier substrate in said downward direction in a manner such that said second circuitized substrate serves as a electrical interconnection device and a heat spreading lid.

6. The method of claim 1 , further comprising configuring said first circuitized substrate to receive one or more additional die and circuitized substrate assemblies attached thereupon in a stacked configuration.

7. The method of claim 1 , further comprising:

attaching at least one die attached to the bottom of said first circuitized substrate; and

applying a thermal heat spreading material between the top of said at least one die attached to the bottom side of said first circuitized substrate and the top of said at least one die attached to said first side of said carrier substrate so as to define a die stack between said first side of said carrier substrate and said first circuitized substrate.

8. The method of claim 1 , wherein said first circuitized substrate has a width less than that of said carrier substrate.

9. The method of claim 1 , further comprising attaching said first circuitized substrate to said carrier substrate through by an electrically conductive grid array attachment.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2024
From: BEIJING PIANRUOJINGHONG TECHNOLOGY CO., LTD.
To: BEIJING ZITIAO NETWORK TECHNOLOGY CO., LTD.
Reel/Frame 066565/0952 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2023
From: AWEMANE LTD.
To: BEIJING PIANRUOJINGHONG TECHNOLOGY CO., LTD.
Reel/Frame 064501/0498 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2021
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: AWEMANE LTD.
Reel/Frame 057991/0960 →