IP Library Granted Patent US 7,818,716
Granted Patent B2
US 7,818,716 · App. 11/744,551 · Granted Oct 19, 2010

Priorities of transitions of a diagram with states

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,818,716
App. No.
11/744,551
Granted
Oct 19, 2010
Kind
B2
Abstract

A system and method for automatically generating a data flow diagram in response to a first diagram. The first diagram may specify one or more states and one or more state transitions, wherein each state transition specifies a transition from a first state to a second state. A data flow diagram may be automatically generated from the first diagram. A hardware description may be generated from the data flow diagram. The hardware description may be usable to configure a programmable hardware element such as, for example, a field-programmable gate array (FPGA). The configured programmable hardware element may implement a hardware implementation of the data flow diagram.

Claims (43)

1. A method, comprising:

assembling a first diagram on a display, wherein the first diagram comprises a plurality of states and transitions between the states, wherein the plurality of states comprises a first state with a plurality of transitions from the first state, and wherein the first diagram specifies first functionality;

wherein said assembling further comprises:

receiving first user input specifying a first priority value for a first transition of the plurality of transitions; and

receiving second user input specifying a second priority value for a second transition of the plurality of transitions;

wherein, during execution of the first diagram, the first and second transitions are evaluated according to the first and second priority values; and

automatically creating a graphical program based on the first diagram, wherein the graphical program comprises a plurality of interconnected nodes, wherein the graphical program is executable to perform the first functionality, and wherein during execution of the graphical program conditions associated with the first and second transitions are evaluated in the specified priority.

2. The method of claim 1 , wherein the first and second priority values are displayed in the diagram in response to said receiving the first user input and said receiving the second user input.

3. The method of claim 1 , further comprising:

receiving further user input specifying priority values for further transitions of the plurality of transitions, wherein during execution of the first diagram, the plurality of transitions are evaluated according to the specified priority values.

4. The method of claim 1 , wherein the plurality of transitions comprises a default transition, wherein the default transition has a lowest priority value, and wherein, during execution of the first diagram, the first, second, and default transitions are evaluated according their respective priority values.

5. The method of claim 1 , wherein the first and second transitions are evaluated from high priority values to low priority values.

6. The method of claim 1 , further comprising:

reassigning the first priority value for the first transition.

7. The method of claim 1 , further comprising:

executing the first diagram, wherein said executing comprises evaluating the first and second transitions according to the first and second priority values.

8. The method of claim 7 , wherein said executing the first diagram comprises executing a program represented by or converted from the first diagram.

9. The method of claim 1 , wherein, for at least one state of the plurality of states, the first diagram comprises program code associated with the at least one state, and wherein execution of the at least one state comprises execution of the program code.

10. The method of claim 1 ,

wherein the first diagram represents a desired operation of a software program.

11. The method of claim 1 ,

wherein the first diagram represents a desired operation of a hardware device.

12. The method of claim 1 ,

wherein the first diagram represents a test sequence.

13. A computer-accessible memory medium comprising program instructions executable by a processor to:

display a first diagram on a display, wherein the first diagram comprises a plurality of states and transitions between the states, wherein the plurality of states includes a first state with a plurality of transitions from the first state, and wherein the first diagram specifies first functionality;

receive first user input specifying a first priority value for a first transition of the plurality of transitions;

receive second user input specifying a second priority value for a second transition of the plurality of transitions;

wherein during execution of the first diagram the first and second priority values are useable to establish priority among the first and second transitions; and

automatically create a graphical program based on the first diagram, wherein the graphical program comprises a plurality of interconnected nodes, wherein the graphical program is executable to perform the first functionality, and wherein during execution of the graphical program conditions associated with the first and second transitions are evaluated in the specified priority.

14. The memory medium of claim 13 , wherein the first and second priority values are displayed in the diagram in response to said receiving the first user input and said receiving the second user input.

15. The memory medium of claim 13 , wherein the plurality of transitions comprises a default transition, wherein the default transition has a lowest priority value, and wherein, during execution of the first diagram, the first, second, and default transitions are evaluated according their respective priority values.

16. The memory medium of claim 13 , wherein the program instructions are further executable to:

execute the first diagram, wherein said executing the first diagram comprises: executing a program represented by or converted from the first diagram, wherein said executing comprises evaluating the first and second transitions based on the first and second priority values.

17. The memory medium of claim 13 , wherein, for at least one state of the plurality of states, the first diagram comprises program code associated with the at least one state, and wherein execution of the at least one state comprises execution of the program code.

18. A system, comprising:

a processor; and

a memory medium comprising program instructions executable by the processor to:

display a first diagram on a display, wherein the first diagram comprises a plurality of states and transitions between the states, wherein the plurality of states includes a first state with a plurality of transitions from the first state, and wherein the first diagram specifies first functionality;

receive first user input specifying a first priority value for a first transition of the plurality of transitions;

receive second user input specifying a second priority value for a second transition of the plurality of transitions;

wherein during execution of the first diagram the first and second priority values are useable to establish priority among the first and second transitions; and

automatically create a graphical program based on the first diagram, wherein the graphical program comprises a plurality of interconnected nodes, wherein the graphical program is executable to perform the first functionality, and wherein during execution of the graphical program conditions associated with the first and second transitions are evaluated in the specified priority.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS (REEL/FRAME 052935/0001) Recorded Oct 13, 2023
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
To: NATIONAL INSTRUMENTS CORPORATION; PHASE MATRIX, INC.
Reel/Frame 065653/0463 →
SECURITY INTEREST Recorded Jun 14, 2020
From: NATIONAL INSTRUMENTS CORPORATION; PHASE MATRIX, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 052935/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2007
From: KODOSKY, JEFFREY L.; HOGAN, KEVIN
To: NATIONAL INSTRUMENTS CORPORATION
Reel/Frame 019251/0257 →