IP Library Granted Patent US 7,551,034
Granted Patent B2
US 7,551,034 · App. 11/768,172 · Granted Jun 23, 2009

Saturation handling

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,551,034
App. No.
11/768,172
Granted
Jun 23, 2009
Kind
B2
Abstract

Saturation handling for preventing a power amplifier from going into a saturation condition is disclosed.

Claims (46)

1. A system comprising:

a power amplifier operable to output a signal;

a detector associated with the power amplifier and operable to detect the signal output by the power amplifier and, in response, to generate a detector signal;

a power control loop to monitor the detector signal and to generate a power control signal in response to the signal output by the detector, and being operable to control the output power of the signal output by the power amplifier, wherein the power control loop includes a digital controller operable to generate the power control signal in response to the signal output by the detector combined with a signal output by the saturation handler; and

a saturation handler associated with the power control loop, the saturation handler being operable to monitor the signal output by the detector and the power control signal during implementations of the control loop and to prevent the power control signal from placing the power amplifier into a saturation condition, the saturation handler operable to detect that the power amplifer is approaching a saturation condition and to generate a copy of the signal output by the detector to be used as a target signal output when the approaching saturation condition is detected.

2. A system as recited in claim 1 , wherein the saturation handler is implemented as a set of instructions executed by a processor.

3. A system as recited in claim 1 , wherein the detector is a diode that is integrated with the power amplifier.

4. A system as recited in claim 1 , wherein the digital controller is operable to prevent an increase in the power control signal when the digital controller receives the signal representing the copy of the signal output by the detector used as a target signal output.

5. A system as recited in claim 1 , wherein the power control loop includes a ramp generator operable to provide the power control signal with a predetermined signal profile.

6. A system as recited in claim 1 , wherein the power amplifier, the detector, the power control loop, and the saturation handler are associated with a mobile device.

7. A system as recited in claim 1 , wherein the mobile device approaches a saturation condition under one or more of the following conditions: a low battery, excessive heat, or an instantaneous mismatched antenna load.

8. A device comprising:

a digital controller to generate a power control signal to control the power of a signal output by a power amplifier;

a saturation handler operable to:

monitor the power control signal and the signal output by the power amplifier, and

generate a copy of the signal output by the power amplifier to be used as a target signal output when the change in the signal output by the power amplifier divided by the change in the power control signal falls below a threshold value; and

a junction operable to provide a signal representing the copy of the signal output generated by the saturation handler to the digital controller when the change in the signal output by the power amplifier divided by the change in the power control signal falls below the threshold value.

9. A device as recited in claim 8 , wherein the digital controller includes at least one integrator.

10. A device as recited in claim 8 , wherein the saturation handler is implemented as a set of instructions executed by a processor.

11. In a system including a power amplifier and a power control loop, a method comprising:

monitoring an input voltage of the power amplifier and a characteristic of the input voltage;

monitoring an output voltage of the power amplifier and a characteristic of the output voltage;

determining whether the power amplifier is approaching saturation based on the input voltage characteristic of the power amplifier and the output voltage characteristic of the power amplifier; and

preventing the power amplifier from going into saturation, wherein preventing the power amplifer from going into saturation comprises;

maintaining a closed power control loop,

reducing a target output power for the output voltage,

displaying a message for a user to adjust, reload, or replace a battery that powers the power amplifier,

increasing a battery supply for the power amplifier, or

selecting a different biasing setting for the power amplifier.

12. A method as recited in claim 11 , wherein preventing the power amplifier from going into saturation comprises decreasing or maintaining the input voltage of the power amplifier when the power amplifier is approaching saturation.

13. A method as recited in claim 11 , wherein:

the input voltage of the power amplifier is a power control signal and the input voltage characteristic is the change in the power control signal;

the output voltage of the power amplifier is a detected signal and the output voltage characteristic is the change in the detected signal; and

determining that the power amplifier is approaching saturation comprises determining that the change in the power control signal divided by the change in the detected signal falls below a threshold value.

14. A method as recited in claim 13 , wherein decreasing or maintaining the input voltage of the power amplifier is controlled by using the output voltage of the power amplifier detected near or at saturation as the target output voltage and directing the digital controller to generate the input voltage of the power amplifier based on the target output voltage.

15. A method as recited in claim 11 , further comprising increasing the input voltage of the power amplifier a predetermined amount when the power amplifier is not approaching saturation, the predetermined amount being based upon the output voltage of the power amplifier.

16. A method as recited in claim 11 , wherein monitoring an output voltage of the power amplifier comprises detecting the output voltage of a detector integrated with the power amplifier.

17. In a system including a power amplifier and a power control loop, a method comprising:

monitoring an input voltage of the power amplifier and a characteristic of the input voltage;

monitoring an output voltage of the power amplifier and a characteristic of the output voltage;

determining whether the power amplifier is approaching saturation based on the input voltage characteristic of the power amplifier and the output voltage characteristic of the power amplifier; and

preventing the power amplifier from going into saturation, wherein:

the input voltage of the power amplifier is a power control signal and the input voltage characteristic is the change in the power control signal;

the output voltage of the power amplifier is a detected signal and the output voltage characteristic is the change in the detected signal; and

determining that the power amplifier is approaching saturation comprises determining that the change in the power control signal divided by the change in the detected signal falls below a threshold value.

18. A method as recited in claim 17 , wherein decreasing or maintaining the input voltage of the power amplifier is controlled by using the output voltage of the power amplifier detected near or at saturation as the target output voltage and directing the digital controller to generate the input voltage of the power amplifier based on the target output voltage.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2020
From: INTEL CORPORATION
To: APPLE INC.
Reel/Frame 053518/0586 →
CONFIRMATORY ASSIGNMENT EFFECTIVE AS OF JANUARY 1, 2018 Recorded Aug 12, 2020
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 053477/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2012
From: INFINEON TECHNOLOGIES DELTA GMBH
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027531/0108 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE TO 09/30/2009 PREVIOUSLY RECORDED ON REEL 026685 FRAME 0165. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 15, 2011
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES DELTA GMBH
Reel/Frame 026908/0766 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2011
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES DELTA GMBH
Reel/Frame 026685/0165 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2007
From: CAMUFFO, ANDREA; BELITZER, ALEXANDER; LANGER, ANDREAS
To: INFINEON TECHNOLOGIES AG
Reel/Frame 019844/0929 →