IP Library Granted Patent US 7,665,055
Granted Patent B2
US 7,665,055 · App. 11/790,794 · Granted Feb 16, 2010

Semiconductor apparatus design method in which dummy line is placed in close proximity to signal line

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,665,055
App. No.
11/790,794
Granted
Feb 16, 2010
Kind
B2
Abstract

A design method places a dummy line in floating state in a line layer of a semiconductor apparatus by using a computer. The method includes a first step of reading layout data and placing a dummy line with a longitudinal side lying in parallel with a signal line in an area where a pattern density of the signal line in a prescribed area is equal to or lower than a density lower limit, and a second step of dividing a dummy line placed in an area where a distance from the signal line is equal to or shorter than a dummy dividing distance.

Claims (17)

1. A computer program product, embodied in a computer readable storage device, for placing a dummy line in a floating state in a line layer of a semiconductor apparatus, which when executed, causes a computer to perform the steps of:

reading layout data and placing the dummy line with a longitudinal side lying in parallel with a signal line in an area where a pattern density of the signal line in a prescribed area is equal to or lower than a density lower limit; and

dividing the dummy line placed in an area where a distance from the signal line is equal to or shorter than a dummy dividing distance, and wherein the dummy dividing distance is a value that is set according to a maximum value of a defect which can be attached during a manufacturing process.

2. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the dummy line is divided in such a way that a length of a side of the dummy line in parallel with the signal line is shorter than a length before division.

3. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the dummy line is divided based on the dummy dividing distance.

4. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the dummy dividing distance is set based on a size of a defect in a manufacturing process.

5. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the dummy line is sequentially placed from an area at a longer distance from the signal distance.

6. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the dummy line is placed so that a dummy line width is narrower as a distance of the dummy line from the signal line is shorter.

7. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the density lower limit is set based on a manufacturing process.

8. The computer program product, embodied in a computer readable storage device as defined in claim 1 , wherein

the dummy line is divided in such a way that a value of a*(Z−L), relating to the dummy dividing distance (Z), a distance (L) between the signal line and the dummy line and a length (a) of a side of the dummy line in parallel with the signal line, is equal to or smaller than a prescribed value.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Nov 4, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025311/0869 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2007
From: KOBAYASHI, NAOHIRO
To: NEC ELECTRONICS CORPORATION
Reel/Frame 019284/0050 →