IP Library Granted Patent US 7,554,205
Granted Patent B2
US 7,554,205 · App. 11/798,224 · Granted Jun 30, 2009

Flip-chip type semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,554,205
App. No.
11/798,224
Granted
Jun 30, 2009
Kind
B2
Abstract

A flip-chip type semiconductor device includes a semiconductor substrate. A plurality of electrode terminals are provided and arranged on a top surface of the semiconductor substrate, a sealing resin layer is formed on the top surface of the semiconductor substrate such that the electrode terminals are completely covered with the sealing resin layer.

Claims (14)

1. A semiconductor package comprising:

a semiconductor device having a plurality of electrode terminals provided and arranged on a top surface of said semiconductor device, and a sealing resin layer formed on the top surface of said semiconductor device such that said electrode terminals are completely covered with said sealing resin layer; and

a substrate having a plurality of electrode terminals provided and arranged on a top surface of said substrate, the arrangement of the electrode terminals of said substrate having a mirror image relationship with respect to the arrangement of the electrode terminals of said semiconductor device,

wherein said semiconductor device is mounted on said substrate such that the electrode terminals of said substrate penetrate into said sealing resin layer, and are directly connected to the respective electrode terminals of said semiconductor device,

wherein said semiconductor device further includes a protective layer formed on the top surface of said semiconductor device except for the electrode terminals of said semiconductor device, with said protective layer being completely covered with said sealing resin layer,

a top surface of the electrode terminals of said semiconductor device being lower than a top surface of said protective layer.

2. The semiconductor package as set forth in claim 1 , wherein said substrate comprises another semiconductor device.

3. The semiconductor package as set forth in claim 1 , wherein said substrate comprises an electronic interposer.

4. The semiconductor package as set forth in claim 1 , wherein said substrate comprises a wiring board.

5. The semiconductor package as set forth in claim 1 , wherein each of the electrode terminals of said semiconductor device comprises as a conductive pad formed on the top surface of said semiconductor device.

6. The semiconductor package as set forth in claim 1 , wherein each of the electrode terminals of said semiconductor device comprises a conductive pad formed on the top surface of said semiconductor device, and a metal bump bonded on said conductive pad.

7. The semiconductor package as set forth in claim 6 , wherein said metal bump is formed as a studlike metal bump.

8. The semiconductor package as set forth in claim 1 , wherein said sealing resin layer contains a filler comprising a plurality of solid particles.

9. The semiconductor package as set forth in claim 8 , wherein said solid particles are electrically conductive.

Assignments (2)
CHANGE OF NAME Recorded Nov 4, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025311/0869 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2007
From: KURITA, YOICHIRO; OUCHI, RIEKA; MIYAZAKI, TAKASHI; YAMADA, TOSHIYUKI
To: NEC ELECTRONICS CORPORATION
Reel/Frame 019366/0730 →