IP Library Granted Patent US 7,816,260
Granted Patent B2
US 7,816,260 · App. 11/822,213 · Granted Oct 19, 2010

Method for fabricating semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,816,260
App. No.
11/822,213
Granted
Oct 19, 2010
Kind
B2
Abstract

A method for fabricating a semiconductor device according to the present invention includes: a step for forming a wiring layer on a semiconductor substrate; a step for patterning the wiring layer; and a step for covering the wiring layer with a protective insulating film. Moreover, after the step for forming the wiring layer, all required heat treatment steps to be performed prior to the step for covering the wiring layer with the protective insulating film are performed at a temperature lower than a temperature for plastic deformation of the wiring layer.

Claims (8)

1. A method for fabricating a semiconductor device comprising:

forming a wiring layer on a semiconductor substrate, the wiring layer being a multilayer structure including an aluminum or aluminum alloy layer;

patterning said wiring layer; and

covering said wiring layer with a protective insulating film, wherein all required heat treatment steps performed after said forming and prior to said covering are performed at a temperature lower than 150° C. and lower than a temperature for plastic deformation of said wiring layer, with the temperature for plastic deformation of said wiring layer being lower than a temperature for recrystallization of said wiring layer.

2. A method for fabricating a semiconductor device according to claim 1 , wherein a thickness of said wiring layer is 2 μm or more.

3. A method for fabricating a semiconductor device according to claim 1 , further comprising:

etching to perform patterning of said wiring layer; and removing a resist used for patterning of said wiring layer.

4. A method for fabricating a semiconductor device according to claim 1 , wherein said wiring layer is a top wiring layer.

Assignments (3)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI SEMICONDUCTOR CO., LTD
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032495/0483 →
CHANGE OF NAME Recorded Jan 22, 2009
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: OKI SEMICONDUCTOR CO., LTD.
Reel/Frame 022162/0669 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2007
From: KEGEYAMA, MAKIKO
To: OKI ELECTRIC INDUCTRY CO., LTD.
Reel/Frame 019581/0136 →