IP Library Granted Patent US 8,009,160
Granted Patent B2
US 8,009,160 · App. 11/824,493 · Granted Aug 30, 2011

Circuit for timing controller

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,009,160
App. No.
11/824,493
Granted
Aug 30, 2011
Kind
B2
Abstract

A reset circuit of a timing controller includes: a transistor including an emitter connected to a first node, a base connected to a second node and a collector connected to a third node, a digital input voltage (DVCC) being applied to the first node; a first resistor connected between the first and second nodes; a second resistor connected between the second node and a fourth node, the fourth node being grounded; a third resistor connected between the third and fourth nodes; a fourth resistor connected between the third node and a fifth node, the fifth node being connected to an input terminal of the timing controller; and a capacitor including a first electrode connected to the fifth node and a second electrode grounded.

Claims (5)

1. A circuit for a timing controller, comprising:

a filtering circuit including a transistor, a first resistor, a second resistor and a third resistor, the transistor including an emitter connected to a first node, a base connected to a second node and a collector connected to a third node, a digital input voltage (DVCC) being applied to the first node, the first resistor connected between the first and second nodes, and the third resistor connected between the third and fourth nodes;

a reset circuit including a fourth resistor and a capacitor, the fourth resistor connected between the third node and a fifth node, the fifth node being connected to an input terminal of the timing controller, and the capacitor including a first electrode connected to the fifth node and a second electrode that is grounded.

2. The circuit according to claim 1 , wherein the transistor is a PNP (positive-negative-positive) type.

3. The circuit according to claim 1 , wherein a ratio of the first resistor to the second and third resistors is substantially 100:51:1.

Assignments (1)
CHANGE OF NAME Recorded May 21, 2008
From: LG. PHILIPS LCD CO., LTD.
To: LG DISPLAY CO. LTD.
Reel/Frame 020976/0243 →