IP Library Granted Patent US 7,851,265
Granted Patent B2
US 7,851,265 · App. 11/830,048 · Granted Dec 14, 2010

Semiconductor device, method of manufacturing thereof, circuit board and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,851,265
App. No.
11/830,048
Granted
Dec 14, 2010
Kind
B2
Abstract

A semiconductor device is provided comprising: a semiconductor element including a plurality of electrodes; first wirings coupled to the electrodes and directed toward a center of the semiconductor element from a portion coupled to the electrodes; second wirings coupled between the first wirings and external terminals, the second wirings being directed to an outer area of the semiconductor element relative to the center; and at least one resin layer formed between the first wirings and the second wirings.

Claims (16)

1. A method of manufacturing a semiconductor device including a semiconductor element having a plurality of electrodes, the method comprising:

forming first wirings coupled to each of the plurality of electrodes, the first wirings each including a first land being located close to a center of the semiconductor element relative to the plurality of electrodes;

forming a first resin layer on the first wirings;

forming bore holes in the first resin layer over a part of the first land;

forming second wirings on the first resin layer, each of the second wirings being connected to each of the first wirings via a respective bore hole, the second wirings each including a second land being located on an outer area of the semiconductor element relative to the bore hole;

forming an external terminal on the second land;

forming a second resin layer on the first resin layer and the second wirings, the second resin layer having a lower elasticity than the first resin layer; and

forming a third resin layer on the second resin layer, the third resin layer having a lower elasticity than the second resin layer.

2. The method of manufacturing a semiconductor device according to claim 1 , wherein the semiconductor device is packaged with a chip size packaging method.

3. The method of manufacturing a semiconductor device according to claim 1 , wherein the external terminal comprises a solder ball.

4. The method of manufacturing a semiconductor device according to claim 1 , further comprising:

cutting a silicon wafer including integrated semiconductor elements by dicing.

5. The method of manufacturing a semiconductor device according to claim 4 , wherein the first resin layer is spaced apart from a portion of the silicon wafer to be cut during dicing.

6. The method of manufacturing a semiconductor device according to claim 1 , wherein the first resin layer is formed in a region in which the electrodes are formed.

7. The method of manufacturing a semiconductor device according to claim 1 , wherein a circumferential area of the external terminal is sloped.

8. The method of manufacturing a semiconductor device according to claim 7 , wherein the second lands are larger than the first lands.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2019
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 050265/0622 →