IP Library Granted Patent US 7,913,059
Granted Patent B2
US 7,913,059 · App. 11/834,074 · Granted Mar 22, 2011

Information processing device, data transfer method, and information storage medium

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,913,059
App. No.
11/834,074
Granted
Mar 22, 2011
Kind
B2
Abstract

The present invention has been conceived in view of the above described situation, and an object of the invention is to provide an information processing device, data transfer method and information storage medium that can commence data transfer to an I/O device immediately, and can stably exhibit data transfer performance. In an information processing device provided with hardware for sharing an address translation table, for translating logical addresses of a memory to physical addresses, between a main processor and a sub-processor, one of the sub-processors is caused to function as means for receiving a transfer request designating a logical address of the memory, means for translating the logical address that has been designated in the transfer request to a physical address using the shared address translation table, and means for executing transfer processing for data stored in the memory 14 according to the translated physical address.

Claims (26)

1. An information processing device, comprising:

a memory;

a main processor that executes programs and transfers a task that requires translating an address of the memory to at least one sub-processor;

the at least one sub-processor;

an I/O device; and

address translation table sharing means, for sharing an address translation table, for translating logical addresses of the memory to physical addresses, between the main processor and the at least one sub-processor,

wherein the at least one sub-processor comprises:

request receiving means for receiving a transfer request designating a logical address of the memory;

address translation means for translating the logical address designated by the transfer request to a physical address using the shared address translation table; and

transfer process execution means for executing transfer process for data stored in the memory to the I/O device in accordance with the translated physical address,

wherein the sub-processor is dedicated to a task of translating addresses of the memory and transferring data addressed thereby to the I/O device using the request receiving means, address translation means and transfer process execution means when the main processor does not perform such translation of the addresses of the memory.

2. The information processing device of claim 1 , wherein:

the at least one sub-processor comprises a local memory,

the transfer process execution means includes:

(i) means for reading out data from the physical address translated by the address translation means, and storing data in the local memory based on the data, and

(ii) means for sending a transfer request designating a physical address of data stored in the local memory to the I/O device, and

the I/O device reads out data from the local memory in accordance with the physical address designated by the transfer request received from the one sub processor.

3. A data transfer method, performed by a computer comprising: a memory; a main processor; at least one sub-processor; an I/O device; and address translation table sharing means, for sharing an address translation table, for translating logical addresses of the memory to physical addresses, between the main processor and the at least one sub-processor, the method comprising:

receiving at the sub-processor from the main processor that executes programs and transfers a task that requires translating an address of the memory to the sub-processor, a transfer request designating a logical address of the memory;

translating at the sub-processor, the logical address designated by the transfer request to a physical address using the shared address translation table; and

executing by the sub-processor, a transfer process for data stored in the memory in accordance with the translated physical address wherein the sub-processor is dedicated to a task of translating addresses of the memory and transferring data addressed thereby to the I/O device using the request receiving means, address translation means and transfer process execution means when the main processor does not perform such translation of the addresses of the memory.

4. The method of claim 3 , further comprising receiving at the sub-processor from the main processor, an allocation of a transfer task for transferring data stored in the main memory.

5. An information storage medium storing a program, executed by a computer comprising: a memory; a main processor; at least one sub-processor; an I/O device; and address translation table sharing means, for sharing an address translation table, for translating logical addresses of the memory to physical addresses, between the main processor and the at least one sub-processor, the program causing the at least one sub-processor to function as:

means for receiving a transfer request designating a logical address of the memory from a main processor that executes programs and transfers a task that requires translating an address of the memory to the sub-processor;

means for translating the logical address designated by the transfer request to a physical address using the shared address translation table; and

means for executing a transfer process for data stored in the memory in accordance with the translated physical address, wherein the sub-processor is dedicated to a task of translating addresses of the memory and transferring data addressed thereby to the I/O device using the request receiving means, address translation means and transfer process execution means when the main processor does not perform such translation of the addresses of the memory.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 27, 2011
From: SONY NETWORK ENTERTAINMENT PLATFORM INC.
To: SONY COMPUTER ENTERTAINMENT INC.
Reel/Frame 027449/0380 →
CHANGE OF NAME Recorded Dec 26, 2011
From: SONY COMPUTER ENTERTAINMENT INC.
To: SONY NETWORK ENTERTAINMENT PLATFORM INC.
Reel/Frame 027445/0773 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2008
From: KAWAMURA, YUJI; YAMAZAKI, TAKESHI
To: SONY COMPUTER ENTERTAINMENT INC.
Reel/Frame 020347/0976 →