IP Library Granted Patent US 7,753,485
Granted Patent B2
US 7,753,485 · App. 11/839,541 · Granted Jul 13, 2010

Ink ejection nozzle with oscillator and shutter arrangement

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,753,485
App. No.
11/839,541
Granted
Jul 13, 2010
Kind
B2
Abstract

An ink ejection nozzle has an ink reservoir with an oscillator configured to oscillate ink pressure in the reservoir. A wafer assembly defines an ink supply channel in fluid communication with the ink reservoir. A nozzle chamber structure on the wafer assembly defines a nozzle chamber in fluid communication with the ink supply channel. An ink ejection port is in fluid communication with the nozzle chamber. A shutter is positioned in the nozzle chamber and is configured to shut the ink ejection port to the ejection of ink from the nozzle chamber.

Claims (11)

1. An ink ejection nozzle comprising:

an ink reservoir with an oscillator configured to oscillate ink pressure in the reservoir;

a wafer assembly defining an ink supply channel in fluid communication with the ink reservoir;

a nozzle chamber structure on the wafer assembly and defining a nozzle chamber in fluid communication with the ink supply channel, and an ink ejection port in fluid communication with the nozzle chamber; and

a shutter positioned in the nozzle chamber and configured to shut the ink ejection port to the ejection of ink from the nozzle chamber.

2. An ink ejection nozzle as claimed in claim 1 , wherein the oscillator includes an ultrasonic transducer.

3. An ink ejection nozzle as claimed in claim 2 , wherein the ultrasonic transducer includes a piezoelectric transducer.

4. An ink ejection nozzle as claimed in claim 1 , wherein the wafer assembly includes:

a silicon wafer;

a CMOS layer positioned on the silicon wafer; and

a protective passivation layer positioned on the CMOS layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2012
From: SILVERBROOK RESEARCH PTY. LIMITED AND CLAMATE PTY LIMITED
To: ZAMTEC LIMITED
Reel/Frame 028511/0175 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2007
From: SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY LTD
Reel/Frame 019700/0841 →