IP Library Granted Patent US 7,911,432
Granted Patent B2
US 7,911,432 · App. 11/842,672 · Granted Mar 22, 2011

Methods and apparatus for repairing inoperative pixels in a display

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,911,432
App. No.
11/842,672
Granted
Mar 22, 2011
Kind
B2
Abstract

Methods and apparatus for repairing inoperative pixels in a display are provided. In particular, the present invention provides methods and apparatus for improving the effective yield rates of displays, such as liquid crystal micro-displays, by disconnecting inoperative pixels from their defective drive circuitry and tying such pixels to the working drive circuit of a nearby pixel. A display can be repaired without the need to provide redundant drive circuitry underneath each pixel.

Claims (30)

1. Apparatus for use with a liquid crystal micro-display built on a silicon integrated circuit substrate, the substrate having an integral complimentary metal-oxide semiconductor (CMOS) control chip containing CMOS drive circuitry, the drive circuitry comprising a plurality of pixel drive circuits, each pixel drive circuit electrically connected to a corresponding pixel, the apparatus comprising:

means for identifying a defective pixel drive circuit electrically connected to an inoperative pixel;

means for disconnecting the electrical connection between the defective pixel drive circuit and the inoperative pixel; and

means for electrically connecting the inoperative pixel to a working pixel drive circuit coupled to a nearby pixel by means of a bypass bit latch, such that the defective pixel drive circuit is bypassed and the inoperative pixel is driven from the working pixel drive circuit of the nearby pixel, the nearby pixel comprising one of an adjacent pixel or a non-adjacent pixel.

2. The apparatus of claim 1 , wherein the bypass bit latch comprises a bypass bit, and wherein the bypass bit is loaded from an external memory after the display is turned on.

3. The apparatus of claim 1 , further comprising means for multiplexing the drive circuits of each pixel with the drive circuit of a nearby pixel.

4. The apparatus of claim 1 , wherein the apparatus further comprises:

means for providing a tri-state transistor associated with each pixel which is connected to the bypass bit latch; and

means for providing a resistor for coupling neighboring pixels;

such that when the bypass bit is set, the transistor is switched to bypass the defective pixel drive circuit so that the inoperative pixel is driven from the working pixel drive circuit of a nearby pixel through the resistor.

5. The apparatus of claim 1 , wherein defects of the inoperative pixels are mitigated in groups.

6. The apparatus of claim 1 , wherein the means for identifying a defective pixel drive circuit further comprises means for providing test circuitry associated with the display.

7. The apparatus of claim 1 , wherein the pixel drive circuitry associated with each pixel is located separately from each pixel.

8. The apparatus of claim 1 , wherein the defective CMOS pixel drive circuit is identified after the CMOS control chip and the liquid crystal material are assembled together.

9. The apparatus of claim 8 , wherein the inoperative pixel is identified via an optical inspection of the display after assembly of the display.

10. A method for mitigating use with a display comprising drive circuitry having a plurality of pixel drive circuits, each pixel drive circuit electrically connected to a corresponding pixel, the method comprising:

identifying a defective pixel drive circuit electrically connected to an inoperative pixel;

disconnecting the electrical connection between the defective pixel drive circuit and the inoperative pixel; and

electrically connecting the inoperative pixel to a working pixel drive circuit coupled to a nearby pixel by means of a bit latch, such that the defective pixel drive circuit is bypassed and the inoperative pixel is driven from the working pixel drive circuit of the nearby pixel, the nearby pixel comprising one of an adjacent pixel or a non-adjacent pixel.

11. The method of claim 10 , wherein the bypass bit latch comprises a bypass bit, and wherein the bypass bit is loaded from an external memory after the display is turned on.

12. The method of claim 10 , further comprising multiplexing the drive circuits of each pixel with the drive circuit of a nearby pixel.

13. The method of claim 10 , wherein said bypass bit latch comprises a bypass bit, and wherein the method further comprises:

providing a tri-state transistor associated with each pixel which is connected to the bypass bit latch; and

providing a resistor for coupling neighboring pixels;

such that when the bypass bit is set, the transistor is switched to bypass the defective pixel drive circuit so that the inoperative pixel is driven from the working pixel drive circuit of a nearby pixel through the resistor.

14. The method of claim 10 , wherein defects of the inoperative pixels are mitigated in groups.

15. The method of claim 10 , wherein identifying a defective pixel drive circuit further comprises providing test circuitry associated with the display.

16. The method of claim 10 , wherein the pixel drive circuitry associated with each pixel is located separately from each pixel.

17. The method of claim 10 , wherein the defective pixel drive circuit is identified after the drive circuitry and the display are assembled together.

18. The method of claim 17 , wherein the inoperative pixel is identified via an optical inspection of the display after assembly of the display.

Assignments (12)
ASSIGNMENT OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2025
From: ROYAL BANK OF CANADA [RESIGNING COLLATERAL AGENT]
To: GLAS USA LLC [SUCCESSOR COLLATERAL AGENT]
Reel/Frame 070097/0810 →
RELEASE OF SECURITY INTEREST Recorded Dec 9, 2024
From: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
To: FIERY, LLC
Reel/Frame 069546/0649 →
RELEASE OF PATENT SECURITY INTEREST Recorded Dec 3, 2024
From: CERBERUS BUSINESS FINANCE AGENCY, LLC
To: ELECTRONICS FOR IMAGING, INC.; FIERY, LLC
Reel/Frame 069477/0479 →
SECURITY INTEREST Recorded Mar 14, 2024
From: FIERY, LLC
To: ROYAL BANK OF CANADA
Reel/Frame 066797/0464 →
SECURITY INTEREST Recorded Mar 12, 2024
From: ELECTRONICS FOR IMAGING, INC.; FIERY, LLC
To: CERBERUS BUSINESS FINANCE AGENCY, LLC
Reel/Frame 066794/0315 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2024
From: DEUTSCHE BANK TRUST COMPANY AMERICAS, AS AGENT
To: ELECTRONICS FOR IMAGING, INC.
Reel/Frame 066793/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2022
From: ELECTRONICS FOR IMAGING, INC.
To: FIERY, LLC
Reel/Frame 061132/0471 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 23, 2019
From: CITIBANK, N.A., AS ADMINISTRATIVE AGENT
To: ELECTRONICS FOR IMAGING, INC.
Reel/Frame 049840/0316 →
SECURITY INTEREST Recorded Jul 23, 2019
From: ELECTRONICS FOR IMAGING, INC.
To: ROYAL BANK OF CANADA
Reel/Frame 049840/0799 →
SECOND LIEN SECURITY INTEREST IN PATENT RIGHTS Recorded Jul 23, 2019
From: ELECTRONICS FOR IMAGING, INC.
To: DEUTSCHE BANK TRUST COMPANY AMERICAS
Reel/Frame 049841/0115 →
GRANT OF SECURITY INTEREST IN PATENTS Recorded Jan 3, 2019
From: ELECTRONICS FOR IMAGING, INC.
To: CITIBANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 048002/0135 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2007
From: KEENEY, RICHARD A.; NOURBAKHSH, FARHAD; CLARK, ANTHONY
To: ELECTRONICS FOR IMAGING, INC.
Reel/Frame 019726/0991 →