IP Library Granted Patent US 7,768,754
Granted Patent B2
US 7,768,754 · App. 11/848,055 · Granted Aug 3, 2010

Ceramic substrate for light emitting diode where the substrate incorporates ESD protection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,768,754
App. No.
11/848,055
Granted
Aug 3, 2010
Kind
B2
Abstract

A metal oxide varistor comprising one or more zinc oxide layers is formed integral to a ceramic substrate to provide ESD protection of a semiconductor device mounted to the substrate. The portion of the ceramic substrate not forming the varistor may be aluminum oxide, aluminum nitride, silicon carbide, or boron nitride. The varistor portion may form any part of the ceramic substrate, including all of the ceramic substrate.

Claims (18)

1. A device comprising:

a ceramic substrate having a top surface and a bottom surface, the ceramic substrate providing electrostatic discharge (ESD) protection of a semiconductor device mounted over the top surface,

the ceramic substrate comprising a first layer containing a first metal oxide, a first surface of the first layer being the top surface of the ceramic substrate, the first layer forming a metal oxide varistor that provides electrostatic discharge (ESD) protection of the semiconductor device mounted over the first surface of the first layer,

the ceramic substrate also comprising a second layer containing a ceramic second material that does not contain any first metal oxide, the second layer not forming a varistor, a second surface of the second layer forming the bottom surface of the ceramic substrate;

a first metal layer overlying a portion of the first surface of the first layer;

a second metal layer in contact with the first layer between the first layer and the second layer;

a first electrode area electrically coupled to the first metal layer to which a first electrode of the semiconductor device is electrically connected when mounted over the first surface;

a second electrode area electrically coupled to the second metal layer to which a second electrode of the semiconductor device is electrically connected when mounted over the first surface,

whereby the first metal layer, the first layer, and the second metal layer form a low resistance path between the first electrode area and the second electrode area when a voltage between the first electrode area and the second electrode area exceeds a threshold.

2. The device of claim 1 wherein the first metal oxide-comprises zinc oxide, and wherein the second material comprises one of aluminum oxide, aluminum nitride, silicon carbide, or boron nitride.

3. The device of claim 1 wherein the first metal layer and the second metal layer overlap with the first layer therebetween.

4. The device of claim 1 further comprising a third electrode area electrically connected to the first electrode area, the third electrode area formed on the bottom surface of the ceramic substrate for connection to a power source.

5. The device of claim 4 further comprising a fourth electrode area electrically connected to the second electrode area, the fourth electrode area formed on the bottom surface of the ceramic substrate for connection to the power source.

6. The device of claim 5 further comprising a first metal portion along a side of the ceramic substrate coupling the first electrode area to the third electrode area, and further comprising a second metal portion along another side of the ceramic substrate coupling the second electrode area to the fourth electrode area.

7. The device of claim 1 wherein there is only a single layer containing the first metal oxide.

8. The device of claim 1 wherein the varistor comprises ceramic grains at least partially sandwiched between the first metal layer and the second metal layer.

9. The device of claim 1 further comprising a light emitting diode (LED) chip mounted on the top surface of the ceramic substrate and being protected from ESD by the varistor.

10. The device of claim 1 wherein the varistor forms part of a heat conduction path between the semiconductor device and a printed circuit board over which the ceramic substrate is mounted.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2025
From: LUMILEDS LLC
To: LUMILEDS SINGAPORE PTE. LTD.
Reel/Frame 071888/0086 →
RELEASE OF SECURITY INTEREST Recorded Jan 29, 2025
From: SOUND POINT AGENCY LLC
To: LUMILEDS LLC; LUMILEDS HOLDING B.V.
Reel/Frame 070046/0001 →
SECURITY INTEREST Recorded Jan 5, 2023
From: LUMILEDS LLC; LUMILEDS HOLDING B.V.
To: SOUND POINT AGENCY LLC
Reel/Frame 062299/0338 →
CHANGE OF NAME Recorded Jan 23, 2018
From: PHILIPS LUMILEDS LIGHTING COMPANY, LLC
To: LUMILEDS LLC
Reel/Frame 045759/0612 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2018
From: LUMILEDS LIGHTING U.S., LLC
To: PHILIPS LUMILEDS LIGHTING COMPANY, LLC
Reel/Frame 044652/0135 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2017
From: COLLINS III, WILLIAM DAVID; BHAT, JEROME CHANDRA
To: LUMILEDS LIGHTING U.S., LLC
Reel/Frame 044442/0546 →
SECURITY INTEREST Recorded Jul 7, 2017
From: LUMILEDS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 043108/0001 →