IP Library Granted Patent US 7,680,160
Granted Patent B2
US 7,680,160 · App. 11/851,316 · Granted Mar 16, 2010

Control circuit for optoelectronic module with integrated temperature control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,680,160
App. No.
11/851,316
Granted
Mar 16, 2010
Kind
B2
Abstract

A microprocessor is used to control the temperature of a laser emitter and thereby regulate the wavelength of optical signals from the laser. A serial interface in the microprocessor provides input and output lines to a host device, and temperature lookup tables are stored in nonvolatile memory. Control logic processes information stored in the memory as well as information on operating conditions of the laser emitter to precisely control the temperature of the laser emitter. A thermo-electric cooler adjusts the temperature of the laser emitter.

Claims (18)

1. Temperature control circuitry for a laser emitter disposed within a housing of an optoelectronic assembly, the temperature control circuitry comprising an integrated circuit disposed within the housing, wherein the integrated circuit includes:

logic configured to determine a reference voltage value associated with a target temperature for the laser emitter; and

digital to analog circuitry to convert the reference voltage value to a reference voltage and provide the reference voltage to a temperature control mechanism to set temperature of the laser emitter to the target temperature.

2. The temperature control circuitry of claim 1 , wherein the logic determines the reference voltage value based at least in part on:

an ambient temperature of the optoelectronic assembly; and

one or more entries in a lookup table in a memory of the integrated circuit.

3. The temperature control circuitry of claim 1 , wherein the logic determines the reference voltage value based at least in part on:

a bias current applied to the laser emitter by a laser driver; and

one or more entries in a lookup table in a memory of the integrated circuit.

4. The temperature control circuitry of claim 1 , wherein the logic determines the reference voltage value based at least in part on:

an ambient temperature of the optoelectronic assembly;

a bias current applied to the laser emitter by a laser driver; and

one or more entries in lookup tables in a memory of the integrated circuit.

5. The temperature control circuitry of claim 1 , wherein the logic determines the reference voltage value based at least in part on a baseline value stored in a memory of the integrated circuit.

6. The temperature control circuitry of claim 2 , wherein the logic determines the reference voltage value by retrieving a baseline value from a memory, looking up an adjustment value in the lookup table based on the ambient temperature, and summing the baseline value with the adjustment value.

7. The temperature control circuitry of claim 3 , wherein the logic determines the reference voltage value by retrieving a baseline value from a memory, looking up an adjustment value in the lookup table based on the bias current, and summing the baseline value with the adjustment value.

8. The temperature control circuitry of claim 4 , wherein the logic determines the reference voltage value by retrieving a baseline value from a memory, looking up a first adjustment value in a first one of the lookup tables based on the ambient temperature, looking up a second adjustment value in a second one of the lookup tables based on the bias current temperature, and summing the baseline value with the first and second adjustment values.

9. The temperature control circuitry of claim 1 , further comprising an interface to receive communications from an external host device, wherein the logic is configured to determine the reference voltage value using an algorithm received from the host device over the interface.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2008
From: STEWART, JAMES; HO, ANTHONY; WEBER, ANDREAS; HOSKING, LUCY GRACE
To: FINISAR CORPORATION
Reel/Frame 020570/0091 →