IP Library Granted Patent US 7,487,318
Granted Patent B2
US 7,487,318 · App. 11/851,468 · Granted Feb 3, 2009

Managing write-to-read turnarounds in an early read after write memory system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,487,318
App. No.
11/851,468
Granted
Feb 3, 2009
Kind
B2
Abstract

Managing write-to-read turnarounds in an early read after write memory system is presented. Memory controller logic identifies a write operation's bank set, allows a different bank set read operation to issue prior to the write operation's completion, and allows a same bank set read operation to issue once the write operation completes. The memory controller includes operation counter logic, operation selection logic, operation acceptance logic, command formatting logic, and memory interface logic. The operation counter logic receives new-operation-related signals from the operation acceptance logic and, in turn, provides signals to the operation selection logic and the operation acceptance logic as to when to issue a read operation that corresponds to either an even DRAM bank or an odd DRAM bank.

Claims (18)

1. A computer-implemented method comprising:

providing a write operation that corresponds to a first memory bank set that is included in a memory;

Identifying a command cycle to allow a read operation that corresponds to a second memory bank set, the first memory bank set different than the second memory bank set, wherein the identifying further comprises;

Loading an unavailable counter value into an unavailable counter; and

adjusting the unavailable counter value into negative territory, resulting in a negative unavailable value;

Issuing the read operation based upon the identifying; and

wherein the providing, identifying, and issuing are executed by a memory controller included in a processing element architecture.

2. The method of claim 1 further comprising:

receiving one or more read preferred signals;

determining whether the read operation exists in a read queue that corresponds to the read preferred signals; and

offering the read operation based upon the determination.

3. The method of claim 1 further comprising:

adjusting the unavailable counter value;

determining whether the unavailable counter value has reached zero in response to the adjusting; and

allowing the read operation based upon the determination.

4. The method of claim 3 further comprising:

determining whether the negative unavailable counter value is evenly divisible by two; and

allowing the read operation based upon determining that the negative unavailable counter value is evenly divisible by two.

Assignments (2)
CHANGE OF NAME Recorded Dec 20, 2021
From: FACEBOOK, INC.
To: META PLATFORMS, INC.
Reel/Frame 058553/0802 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2012
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: FACEBOOK, INC.
Reel/Frame 027991/0416 →