IP Library Granted Patent US 8,027,279
Granted Patent B2
US 8,027,279 · App. 11/856,071 · Granted Sep 27, 2011

Echo cancellation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,027,279
App. No.
11/856,071
Granted
Sep 27, 2011
Kind
B2
Abstract

Embodiments related to echo compensation have been described and depicted.

Claims (53)

1. An echo cancellation circuit, comprising:

a digital filter; and

a digital-to-analog converter, comprising:

a digital input coupled to the digital filter to receive a digital signal representing digital information of an echo signal,

a control signal input to receive a control signal, and

at least one conversion element to generate an analog output signal based on the digital signal,

wherein the at least one conversion element is controllable by the control signal, and

wherein the at least one conversion element comprises a programmable current cell operable to program the output current of the cell based on the control signal.

2. The circuit according to claim 1 , further comprising a controller coupled to the digital filter to control a gain of the digital filter, the controller further coupled to the control signal input of the digital-to-analog converter.

3. The circuit according to claim 2 , wherein the controller is coupled to the digital-to-analog converter to provide the control signal based on the gain of the digital filter.

4. A method comprising:

transmitting a first signal over a communication channel;

generating a digital representation of an echo of the first signal;

generating an analog second signal by converting the digital representation of the echo signal, the generating being performed by a digital-to-analog converter;

controlling the converting of the digital representation based on a third signal;

receiving a fourth signal transmitted over the communication channel;

generating an echo compensated signal by combining the second signal and a fifth signal representing the fourth signal.

5. The method according to claim 4 , wherein controlling the converting of the digital representation comprises controlling the output current of a plurality of current cells of a digital-to-analog converter based on the third signal.

6. The method according to claim 5 , wherein generating a digital representation of an echo of the first signal comprises:

digital filtering a digital representation of the first signal; and

controlling the digital filtering to provide a digital signal corresponding to the echo signal scaled by a first gain factor; and

wherein the controlling of the digital conversion comprises rescaling the output current dependent on the first gain factor.

7. The method according to claim 4 , wherein the second and fifth signal are current signals and combining the signals comprises:

injecting the fifth signal to a first branch of a virtual ground summing node and injecting the second signal to a second branch of the virtual ground summing node.

8. The method according to claim 7 , wherein the virtual ground summing node is a summing node of a variable gain amplifier in an AGC circuit of a receive path.

9. A transceiver circuit, comprising:

a transmit path comprising a first output to transmit a first signal;

a receive path comprising a first input to receive a second signal;

an echo cancellation path;

first circuitry to combine the echo cancellation path with the receive path, the first circuitry comprising:

a virtual ground node of a variable gain amplifier arranged in the receive path,

a first branch to connect the virtual ground node with the first input,

a second branch to connect the virtual ground node with an input of the variable gain amplifier, and

a third branch to connect the echo cancellation path with the virtual ground node; and

a digital-to-analog conversion circuit arranged in the echo cancellation path, the digital-to-analog conversion circuit comprising:

an input coupled to the transmit path to receive a digital signal and an output coupled to the virtual ground node,

a first digital input for receiving the digital signal,

a second input to receive a control signal, and

a plurality of current cells, each of the current cells being programmable dependent on the control signal,

wherein the digital-to-analog conversion circuit is to provide an output current dependent on the digital signal and the control signal.

10. The circuit according to claim 9 , wherein the first circuitry is to inject a first current to the virtual ground node via the first branch and to inject a second compensation current to the virtual ground node via the third branch.

11. The circuit according to claim 9 , wherein the variable gain amplifier is implemented in an AGC circuit of the receive path.

12. The circuit according to claim 9 , wherein each of the current generating elements comprises at least one switch coupled to the first digital input to switch the current based on a bit representation the digital signal received at the first digital input.

13. The circuit according to claim 12 , wherein at least one of the plurality of current generating elements is implemented in a push-pull structure.

14. The circuit according to claim 9 , further comprising a controller to provide the control signal to the second input of the digital-to-analog converter, the controller further being operable to set a gain of a digital filter in the echo cancellation path.

15. The circuit according to claim 14 , wherein the controller is operable to provide the control signal based on the gain of the digital filter set by the controller.

16. An echo cancellation circuit, comprising:

a digital filter;

a controller to set a first digital gain of the digital filter;

first circuitry to convert digital information provided by the digital filter to an analog signal;

second circuitry to set a second analog gain to compensate the digital gain,

wherein the second circuitry is integrated in the first circuitry, and

wherein the second circuitry comprises programmable current cells provided in the first circuitry.

Assignments (6)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2020
From: INTEL CORPORATION
To: MAXLINEAR, INC.
Reel/Frame 053626/0636 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2020
From: LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: INTEL CORPORATION
Reel/Frame 053259/0678 →
MERGER AND CHANGE OF NAME Recorded Jan 17, 2018
From: LANTIQ DEUTSCHLAND GMBH; LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 045085/0292 →
MERGER Recorded Dec 18, 2017
From: LANTIQ DEUTSCHLAND GMBH
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 044907/0045 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Recorded Apr 17, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 035453/0712 →