IP Library Granted Patent US 8,390,107
Granted Patent B2
US 8,390,107 · App. 11/863,290 · Granted Mar 5, 2013

Semiconductor device and methods of manufacturing semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,390,107
App. No.
11/863,290
Granted
Mar 5, 2013
Kind
B2
Abstract

This application relates to a semiconductor device comprising a semiconductor chip, a molded body covering the semiconductor chip, wherein the molded body comprises an array of molded structure elements, and first solder elements engaged with the molded structure elements.

Claims (21)

1. A semiconductor device comprising:

a semiconductor chip having at least one connection element;

a molded body covering the semiconductor chip except over a portion of the semiconductor chip that includes the at least one connection element, the molded body comprising at least one recess located outside a vertical boundary of the semiconductor chip;

a redistribution layer disposed over the molded body including the at least one recess located outside the vertical boundary of the semiconductor chip, the redistribution layer comprises an insulating layer disposed over the molded body, at least one conducting line disposed over the insulating layer for connecting to the semiconductor chip, and a solder stop layer disposed over the insulating layer and the at least one conducting line;

at least one solder element disposed over the at least one recess and a portion of the redistribution layer that are located outside the vertical boundary of the semiconductor chip, and

wherein the redistribution layer is at least one conducting line extending from a first end contacting the at least one solder element along the at least one recess located outside the vertical boundary of the semiconductor chip to a second end contacting the at least one connection element of the semiconductor chip, and the insulating layer and the solder stop layer comprise an opening over the at least one recess for allowing solder material to enter into the at least one recess to form the at least one solder element.

2. The semiconductor device according to claim 1 wherein the at least one solder element is at least one solder bump.

3. The semiconductor device according to claim 1 wherein the at least one solder element is adapted to define a first plane defining an orientation for a carrier to which the semiconductor chip can be mounted.

4. The semiconductor device according to claim 1 further comprising second solder elements that are connected to the semiconductor chip.

5. The semiconductor device according to claim 1 wherein the at least one solder element is are axially symmetric to a first axis tilted with respect to a second axis normal to the first plane.

6. A semiconductor device comprising:

a semiconductor chip having at least one connection element;

a molded body covering the semiconductor chip except over a portion of the semiconductor chip that includes the at least one connection element, the molded body comprising at least one recess located outside a vertical boundary of the semiconductor chip;

a redistribution layer disposed over the molded body including the at least one recess located outside the vertical boundary of the semiconductor chip; and

at least one solder bump placed in the at least one recess of the molded body and engaged with a portion of the redistribution layer, wherein the redistribution layer is at least one conducting line extending from a first end contacting the at least one solder element along the at least one recess located outside the vertical boundary of the semiconductor chip to a second end contacting the at least one connection element of the semiconductor chip.

7. The semiconductor device according to claim 6 wherein the redistribution layer is a first conducting layer over the semiconductor chip and the molded body that electrically connects the semiconductor chip with the at least one bump solder.

8. The semiconductor device according to claim 1 wherein the at least one solder element comprises material selected from at least one of Pb, Sn, Cu, Ag, and Nt.

9. The semiconductor device according to claim 1 wherein the least one conducting line completely covers an inner wall of the at least one recess.

10. The semiconductor device according to claim 1 wherein the at least one conducting line is electrically coupled to the semiconductor chip and the at least one solder element.

11. The semiconductor device according to claim 1 wherein the insulating layer is adapted to selectively insulate the semiconductor chip from the at least one conducting line.

12. The semiconductor device according to claim 1 wherein the solder stop layer is adapted to define at least one position of the at least one solder element.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2008
From: MEYER, THORSTEN
To: INFINEON TECHNOLOGIES AG
Reel/Frame 021093/0051 →