IP Library Granted Patent US 7,859,336
Granted Patent B2
US 7,859,336 · App. 11/869,121 · Granted Dec 28, 2010

Power supply providing ultrafast modulation of output voltage

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,859,336
App. No.
11/869,121
Granted
Dec 28, 2010
Kind
B2
Abstract

A circuit for use with a power amplifier that amplifies an input signal. The circuit may comprise an amplitude correction circuit and an open-loop switching regulator. The amplitude correction circuit may be configured to generate a corrected envelope signal from an input envelope signal that represents an envelope of the input signal. The open-loop switching regulator may be connected to the amplitude correction circuit and may be for powering the power amplifier based on the corrected envelope signal. According to various embodiments, the corrected envelope signal generated by the amplitude correction circuit is a function of the input envelope signal and an error voltage of the open-loop switching regulator.

Claims (13)

1. A power amplifier system comprising:

a power amplifier for amplifying an input signal;

a first regulator for providing a first power component proportional to an envelope of the input signal minus an offset;

a second regulator for providing a second substantially constant power component that is substantially equal to the offset;

a summing circuit electrically connected to the first regulator, the second regulator and the power amplifier, wherein the summing circuit is for summing the first power component and the second power component and providing a result to power the power amplifier.

2. The power amplifier system of claim 1 , wherein the first power component is proportional to a voltage envelope of the input signal.

3. The power amplifier system of claim 1 , wherein the first power component is proportional to a current envelope of the input signal.

4. The power amplifier system of claim 1 , wherein the second power component is at about twelve volts and the first power component is between about zero volts and about sixteen volts.

5. The power amplifier system of claim 1 , wherein the second regulator is a switching regulator configured to periodically modify a switching frequency of the second regulator.

6. A circuit for use with a power amplifier that amplifies an input signal, the circuit comprising:

a first regulator for providing a first power component proportional to an envelope of the input signal minus an offset;

a second regulator for providing a second substantially constant power component that is substantially equal to the offset;

a summing circuit electrically connected to the first regulator, the second regulator and configured to be connected to the power amplifier, wherein the summing circuit is for summing the first power component and the second power component and providing a result to power the power amplifier.

Assignments (2)
CONFIRMATORY PATENT ASSIGNMENT Recorded Mar 5, 2025
From: ASTEC INTERNATIONAL LIMITED
To: AES GLOBAL HOLDINGS PTE, LTD.
Reel/Frame 070404/0918 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2008
From: MARKOWSKI, PIOTR; WANG, LIN GUO
To: ASTEC INTERNATIONAL LIMITED
Reel/Frame 020387/0967 →