Method and apparatus for SRAM macro sparing in computer chips
View Patent ↗SRAM macro sparing allows for full chip function despite the loss of one or more SRAM macros. The controls and data flow for any single macro within a protected group are made available to the spare or spares for that group. This allows a defective or failed SRAM macro to be shut off and replaced by a spare macro, dramatically increasing manufacturing yield and decreasing field replacement rates. The larger the protected group, the fewer the number of spares required for similar improvements in yield, but also the more difficult the task of making all the controls and dataflow available to the spare(s). In the case of the Level 2 Cache chip for the planned IBM Z6 computer, there are 4 protected groups with 192 SRAM macros per group. Each protected group is supplanted with an additional 2 spare SRAM macros, along with sparing controls and dataflow that allow either spare to replace any of the 192 protected SRAM macros.
1. A computer chip comprising:
a plurality of chip functional elements, including:
a group of protected SRAM macros;
one or more spare SRAM macros;
a plurality of control buses connected to subgroups of the protected SRAM macros;
a plurality of store bus lanes connected to subgroups of said group of protected SRAM macros;
a plurality of fetch bus lanes that are supplied by the read data out from said subgroups of the protected SRAMs;
steering controls for steering any controls coupled to any of the protected SRAM macros to any of the spare SRAM macros;
a steering store means of steering any of the store bus lanes connected to any of the protected SRAM macros to any of said spare SRAM macros, and
a steering read means of steering read data from any of the spare SRAM macros to any of the fetch data bus lanes that are supplied by the read data out of any of the protected SRAM macros,
whereby any of the protected SRAM macros are enabled to be replaced by any of the spare SRAM macros for continued full chip function of said functional elements despite any loss of one or more SRAM macros.
2. The computer chip of claim 1 wherein an Array Built In Self Test (ABIST) engine is connected to all the sets of control buses and all the store data lanes for the purpose of testing the group of protected SRAM macros.
3. The computer chip according to claim 2 wherein any of the spare SRAM macros may be tested with the same ABIST engine that is used to test the group of protected SRAM macros.
4. The computer chip according to claim 1 further comprising:
a set of fetch data bus lanes that are shared by multiple SRAM macros within the group of protected SRAM macros;
a detection means for detecting which SRAM macro from within the group of protected SRAM macros is supplying data to any of the shared fetch data bus lanes;
thereby enabling any of the protected SRAM macros to be replaced by any of the spare SRAM macros that share a set of fetch data bus lanes.
5. The computer chip according to claim 1 wherein the controls and data flow for any single macro of a single group are made available to one or more spares for said single group.
6. The computer chip according to claim 1 wherein there are four groups of said protected macros each of which is protected by SRAM macro sparing and group of protected SRAM macros and two spare SRAM macros.
7. The computer chip according to claim 6 wherein provided for said functional elements for each group of said protected SRAM macros which is logically divided into 16 interleaves and with two banks of six SRAM macros per interleave, there is provided a main interleave controller which sources 16 control busses from 16 control registers, and control buses which are comprised of address, read/write, array select, compartment select, and late select signals.
8. The computer chip according to claim 7 wherein either of the 2 spare SRAM macros replace any of the 192 SRAM macros in a protected group.
9. The computer chip according to claim 8 wherein said steering controls to connects any of the 16 control busses to either of the 2 spare SRAM macros.
10. The computer chip according to claim 9 wherein connectivity for said steering controls is provided by a set of spare control bus multiplexers.
11. The computer chip according to claim 10 wherein selection controls for said spare control bus multiplexers are derived from two Spare ID registers which contain the locations of the SRAM macros to be replaced or spared out.
12. The computer chip according to claim 11 wherein a control bus from the ABIST engine can also be multiplexed onto spare SRAM macro control buses to allow complete testing of the spares without the addition of a dedicated ABIST engine.
13. The computer chip according to claim 12 wherein a defective or failed SRAM macro is to be shut off and replaced by a spare macro.
14. The computer chip according to claim 13 wherein a fetch signal which indicates a read and an array select signal logically ANDed is presented to a spare register which delays the output of the ANDed signal by a number of cycles required for an SRAM fetch access to complete causing a generative active signal when spare SRAM read out data is valid.
15. The computer chip according to claim 14 wherein static register bits are used to control which fetch bus bits are set by replacement of said spare SRAM macros.
16. The computer chip according to claim 1 wherein connectivity for said steering controls is provided by a set of spare control bus multiplexers.
17. The computer chip according to claim 16 wherein selection controls for said spare control bus multiplexers are derived from two Spare ID registers which contain the locations of the SRAM macros to be replaced or spared out.
18. The computer chip according to claim 17 wherein a control bus from the ABIST engine can also be multiplexed onto spare SRAM macro control buses to allow complete testing of the spares without the addition of a dedicated ABIST engine.
19. The computer chip according to claim 18 wherein a defective or failed SRAM macro is to be shut off and replaced by a spare macro.