IP Library Granted Patent US 7,368,983
Granted Patent B2
US 7,368,983 · App. 11/878,366 · Granted May 6, 2008

Operational amplifier and method for canceling offset voltage of operational amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,368,983
App. No.
11/878,366
Granted
May 6, 2008
Kind
B2
Abstract

An operational amplifier that cancels offset voltage while enabling its gain to be set to any value. The operational amplifier includes a first switch for short-circuiting the gates of two transistors in a first differential input unit. A capacitor is connected to the gates of two transistors in a second differential input unit, which is connected in parallel to the first differential input unit. The capacitor holds offset voltage derived from output voltage generated by an operational amplifier circuit. The capacitor generates a potential difference between the gates of the transistors in the second differential input unit to cancel the offset voltage.

Claims (20)

1. An operational amplifier comprising:

a first input terminal, a second input terminal, and an output terminal connected to one of the first and second input terminals for outputting output voltage;

an operational amplifier circuit including a current mirror, having a first pair of transistors, and a first differential input unit, having a second pair of transistors connected to the current mirror;

an offset adjustment circuit including a second differential input unit having a third pair of transistors connected to the current mirror;

a first switch for switching between a first connection point, in which a gate of one of the second pair of transistors is connected to a gate of the other one of the second pair of transistors, and a second connection point, in which the gate of the one of the second pair of transistors is connected to the first input terminal;

a second switch for switching between a first connection state, in which a gate of a first one of the third pair of transistors is connected to the first input terminal, and a first disconnection state, in which the gate of the first one of the third pair of transistors is disconnected from the first input terminal;

a third switch for switching between a second connection state, in which a gate of a second one of the third pair of transistors is connected to the second input terminal, and a second disconnection state, in which the gate of the second one of the third pair of transistors is disconnected from the second input terminal; and

an offset voltage holding unit, connected to the gates of the third pair of transistors, for holding an offset voltage derived from output voltage generated by the operational amplifier circuit when the first switch is switched to the first connection point, the second switch is switched to the first connection state, and the third switch is switched to the second connection state, the offset voltage holding unit generating a potential difference between the gates of the third pair of transistors in accordance with the held offset voltage when the first switch is switched to the second connection point, the second switch is switched to the first disconnection state, and the third switch is switched to the second disconnection state.

2. The operational amplifier according to claim 1 , wherein the offset voltage holding unit includes:

a first capacitor connected between the first one of the third pair of transistors and a reference potential power supply; and

a second capacitor connected between the second one of the third pair of transistors and the reference potential power supply.

3. The operational amplifier according to claim 1 , wherein the offset voltage holding unit includes:

a first capacitor connected between the gates of the third pair of transistors;

a second capacitor connected between the first one of the third pair of transistors and a reference potential power supply; and

a third capacitor connected between the second one of the third pair of transistors and the reference potential power supply.

4. A method for canceling offset voltage derived from output voltage of an operational amplifier, wherein the operational amplifier includes a first input terminal, a second input terminal, an output terminal connected to one of the first and second input terminals for outputting output voltage, an operational amplifier circuit provided with a current mirror, having a first pair of transistors, and a first differential input unit, having a second pair of transistors connected to the current mirror, an offset adjustment circuit provided with a second differential input unit having a third pair of transistors connected to the current mirror, and an offset voltage holding unit connected to the gates of the third pair of transistors for holding the offset voltage, the method comprising:

holding the offset voltage with the offset voltage holding unit by connecting a gate of one of the second pair of transistors to a gate of the other one of the second pair of transistors and connecting gates of the third pair of transistors respectively to the first and second input terminals; and

generating a potential difference between the gates of the third pair of transistors in accordance with the held offset voltage to cancel the offset voltage by connecting the gate of the one of the second pair of transistors to the first input terminal and disconnecting the gates of the third pair of transistors from the first and second input terminals.

5. The method according to claim 4 , wherein the offset voltage holding unit includes a first capacitor connected between a first one of the third transistors and a reference potential power supply, and a second capacitor connected between a second one of the third transistors and the reference potential power supply, in which said holding the offset voltage includes holding the offset voltage with the first and second capacitors.

6. The method according claim 4 , wherein the offset voltage holding unit includes a first capacitor connected between the gates of the third transistors, a second capacitor connected between a first one of the third transistors and a reference potential power supply, and a third capacitor connected between a second one of the third transistors and the reference potential power supply, in which said holding the offset voltage includes holding the offset voltage with the first, second, and third capacitors.

Assignments (1)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →