IP Library Granted Patent US 8,390,131
Granted Patent B2
US 8,390,131 · App. 11/890,965 · Granted Mar 5, 2013

Semiconductor device with reduced contact resistance

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,390,131
App. No.
11/890,965
Granted
Mar 5, 2013
Kind
B2
Abstract

A semiconductor device that includes an electrode of one material and a conductive material of lower resistivity formed over the electrode and a process for fabricating the semiconductor device.

Claims (30)

1. A semiconductor device, comprising:

a semiconductor body including a surface and an opposing surface, said semiconductor body comprising a first power electrode on said surface of said semiconductor body, and a second power electrode on said opposing surface of said semiconductor body;

a first barrier layer over a surface of said first power electrode;

a second barrier layer over a surface of said second power electrode;

a first metallic body having a resistivity less than the resistivity of said first electrode formed over said first barrier layer, wherein said first barrier prevents the contamination of said first electrode by said first metallic body; and

a second metallic body having a resistivity less than the resistivity of said second electrode formed over said second barrier layer, wherein said second barrier prevents the contamination of said second electrode by said second metallic body;

wherein said first metallic body has an increased thickness providing a substantially reduced resistivity and said first barrier layer is substantially thinner than said first metallic body;

wherein said first metallic body and said second metallic body are configured for flip-chip-type mounting and said first barrier layer and said second barrier layer comprise the same material.

2. The device of claim 1 , wherein said first and second electrodes are comprised of one of aluminum, AlSi, and AlSiCu.

3. The device of claim 1 , wherein said barrier layers are comprised of titanium.

4. The device of claim 1 , wherein said first and said second metallic bodies are comprised of copper.

5. The device of claim 4 , further comprising a nickel layer over at least one of said metallic bodies to balance the stress on said semiconductor device.

6. The device of claim 1 , further comprising a metallic stress balancing body disposed on at least one of said metallic bodies.

7. The device of claim 6 , wherein said metallic stress balancing body is comprised of nickel.

8. The device of claim 1 , wherein said semiconductor device includes a semiconductor body that is 100 microns or less thick.

9. The device of claim 1 , wherein said semiconductor device is a power MOSFET, and said first and said second electrodes are the source electrode and the drain electrode.

10. The device of claim 1 , wherein said semiconductor device further comprises a control electrode, a third barrier layer over a surface of said control electrode, and a third metallic body having a resistivity less than the resistivity of said control electrode formed over said third barrier layer.

11. The device of claim 1 , further comprising a solderable body over said first metallic body and a solderable body over said second metallic body.

12. The device of claim 11 , wherein said solderable body is comprised of a nickel layer over said copper body and a lead tin layer over said nickel layer.

13. The device of claim 11 , wherein each solderable body is comprised of either NiAg or NiAu.

14. A semiconductor device, comprising:

a semiconductor body including a surface and an opposing surface, said semiconductor body comprising a first power electrode on said surface of said semiconductor body, and a second power electrode on said opposing surface of said semiconductor body;

a first barrier layer over a surface of said first power electrode;

a second barrier layer over a surface of said second power electrode;

a first metallic body having a resistivity less than the resistivity of said first electrode formed over said first barrier layer, wherein said first barrier layer prevents the diffusion of metal from said first metallic body into said first power electrode;

wherein said first metallic body has an increased thickness providing a substantially reduced resistivity and said first barrier layer is substantially thinner than said first metallic body;

wherein said first metallic body is configured for flip-chip-type mounting and said first barrier layer and said second barrier layer comprise the same material.

15. The device of claim 14 , further comprising a metallic stress balancing body comprised of nickel disposed on said first metallic body.

16. The device of claim 15 , wherein said first metallic body comprises copper.

17. The device of claim 16 , wherein said barrier layers are comprised of titanium.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Apr 4, 2016
From: INTERNATIONAL RECTIFIER CORPORATION; INFINEON TECHNOLOGIES AMERICAS CORP.
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 038187/0302 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2007
From: FUCHS, SVEN; PAVIER, MARK
To: INTERNATIONAL RACTIFIER CORPORATION
Reel/Frame 019727/0553 →