IP Library Granted Patent US 8,046,541
Granted Patent B1
US 8,046,541 · App. 11/903,034 · Granted Oct 25, 2011

System for calibrating memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,046,541
App. No.
11/903,034
Granted
Oct 25, 2011
Kind
B1
Abstract

A memory integrated circuit (IC) includes first memory implemented by the memory IC. An operation management module implemented by the memory IC generates first initialization data and stores the first initialization data in the first memory before other data is stored in the first memory. Timing alignment of the memory IC is adjusted based on the first initialization data.

Claims (27)

1. A method of operating a memory integrated circuit (IC), comprising:

providing a first memory on the memory IC;

using an operation management module to initialize the first memory with first initialization data that is predefined before other data is stored in the first memory; and

adjusting timing alignment for reading the other data from the first memory by comparing the first initialization data to second initialization data stored in a second memory that is not implemented by the memory IC.

2. The method of claim 1 further comprising:

receiving a request for a read operation; and

reading and transmitting the first initialization data to a memory controller module in response to the request.

3. The method of claim 1 further comprising generating the first initialization data after an initialization event.

4. The method of claim 3 wherein the initialization event includes one of a power-up event and a reset event.

5. The method of claim 1 further comprising disposing the operation management module on the memory IC.

6. The method of claim 1 further comprising predefining the first initialization data without synchronization with a device external to the memory IC.

7. A method of operating a memory integrated circuit (IC), comprising:

providing a first memory on the memory IC;

initializing the first memory with predefined first initialization data using an operation management module before other data is stored in the first memory; and

storing the predefined first initialization data on a memory control module that is external to the memory IC.

8. A memory integrated circuit (IC), comprising:

first memory disposed on the memory IC;

an operation management module configured to initialize the first memory with predefined first initialization data to cause the first memory to be pre-loaded with the first initialization data, the first initialization data being predefined and pre-loaded before other data is stored in the first memory; and

a memory control module external to the memory IC that stores the predefined first initialization data.

9. The memory IC of claim 8 wherein:

the memory controller module is configured to adjust timing alignment for reading the other data from the first memory based on a reading of the first initialization data from the first memory; and

the other data is stored in the first memory after the timing alignment is adjusted, and is transmitted from the memory IC based on the timing alignment.

10. The memory IC of claim 8 wherein the operation management module reads and transmits the first initialization data to the memory controller module when the operation management module receives a request for a read operation.

11. The memory IC of claim 8 wherein the operation management module generates the first initialization data after an initialization event.

12. The memory IC of claim 11 wherein the initialization event includes one of a power-up event and a reset event.

13. The memory IC of claim 8 wherein the operation management module is disposed on the memory IC.

14. The memory IC of claim 8 wherein the first initialization data is predefined without synchronization with a device external to the memory IC.

Assignments (2)
CHANGE OF NAME Recorded Jul 1, 2008
From: MARVELL SEMICONDUCTOR ISRAEL LTD.
To: MARVELL ISRAEL (M.I.S.L) LTD.
Reel/Frame 021180/0912 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2007
From: DOLEV, AMIR
To: MARVELL SEMICONDUCTOR ISRAEL LTD.
Reel/Frame 019923/0029 →