IP Library Granted Patent US 8,553,880
Granted Patent B2
US 8,553,880 · App. 11/920,276 · Granted Oct 8, 2013

Pseudorandom number generating system, encryption system, and decryption system

Inventors: Makoto Matsumoto (Hiroshima, JP); Takuji Nishimura (Yamagata, JP); Mutsuo Saito (Hiroshima, JP); Mariko Hagita (Tokyo, JP)
Assignees: Ochanomizu University; Hiroshima University
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,553,880
App. No.
11/920,276
Granted
Oct 8, 2013
Kind
B2
Abstract

The pseudorandom number generating system repeatedly performs simple transformation of a non-secure pseudorandom number sequence that may be generated quickly, and thus may quickly generate a highly secure pseudorandom number sequence having a long period. Furthermore, the encryption system and the decryption system do not generate a large encryption function difficult to be deciphered based on a shared key 122 , but prepare multiple functions 126 , which perform fast, different types of transformation, and select a combination of functions determined based on information of the shared key 122 , and make the selected functions transform a text multiple times, thereby encrypt the text. Each of the functions is fast, and thus transformation by the entire combination is also fast. Furthermore, since the combination of functions and repetitive count can be changed, future improvement in specification is easy. Moreover, security is high since which functions are applied in what order is unknown.

Claims (20)

1. A pseudorandom number generating apparatus, which outputs a cryptographically secure pseudorandom number sequence generated based on a sequence of numbers prepared ahead of time, the pseudorandom number generating apparatus comprising:

a hardware processor configured to execute a pseudorandom number generating program, the pseudorandom number generating program instructing the hardware processor to execute:

a step (a) of creating an accum by setting a word to an initial value,

a step (b) of storing the accum in hardware memory,

a step (c) of generating a pseudorandom number sequence based on the sequence of numbers,

a step (d) of creating an extracted word by extracting a number of bits from the pseudorandom number sequence,

a step (e) of creating a cut out word by setting the least significant bit in the extracted word to a value of 1,

a step (f) of executing a formula to create a new accum, the formula being:

the new accum ={the accum×the cut out word } mod 2 (a length of the extracted word) ,

a step (g) of replacing the value of the accum stored in the hardware memory with the value of the new accum,

a step (h) of retrieving the new accum from the hardware memory,

a step (i) of creating a secure pseudorandom number sequence, the secure pseudorandom number sequence by extracting some or all bits of the new accum,

a step (j) of outputting the secure pseudorandom number sequence,

wherein the pseudorandom number generating program instructs the hardware processor to repeat the steps (c)-(j).

2. The pseudorandom number generating apparatus according to claim 1 , wherein the secure pseudorandom number sequence is used to encrypt a plaintext message into a ciphertext.

3. The pseudorandom number generating apparatus according to claim 1 , wherein the secure pseudorandom number sequence is used to decrypt a plaintext message from a ciphertext.

4. The pseudorandom number generating apparatus according to claim 1 , wherein the initial value is 1.

5. The pseudorandom number generating apparatus according to claim 1 , wherein the number of bits is 32.

6. A tangible non-transitory computer-readable storage medium having the pseudorandom number generating program stored therein,

wherein the pseudorandom number generating program configures a computer to perform as the hardware processor of claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2009
From: MATSUMOTO, MAKOTO; NISHISMURA, TAKUJI; SAITO, MUTSUO; HAGITA, MARIKO
To: OCHANOMIZU UNIVERSITY; HIROSHIMA UNIVERSITY
Reel/Frame 022730/0904 →
Priority Claims (1)
JP 2005-141725 · May 13, 2005 · national
Continuity (1)
Related Publication 20090296928A1 · Dec 3, 2009