IP Library Granted Patent US 7,481,518
Granted Patent B2
US 7,481,518 · App. 11/935,389 · Granted Jan 27, 2009

Ink jet printhead integrated circuit with surface-processed thermal actuators

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,481,518
App. No.
11/935,389
Granted
Jan 27, 2009
Kind
B2
Abstract

An inkjet printhead integrated circuit is provided which has a silicon wafer substrate and a CMOS drive circuitry layer formed thereon. The CMOS layer has multi-level metal layers sandwiched between oxide layers. There are a multitude of micro-electromechanical nozzle arrangements positioned on the drive circuitry. Each nozzle arrangement has a thermal actuator with a hydrophilic upper surface and a hydrophobic lower surface with a serpentine layer thereon to facilitate thermal actuation via the CMOS drive circuitry.

Claims (10)

1. An ink jet printhead integrated circuit that comprises:

a wafer substrate having through-wafer ink supply channels;

CMOS drive circuitry with multi-level metal layers sandwiched between oxide layers positioned on the wafer substrate; and

a plurality of micro-electromechanical nozzle arrangements positioned on the drive circuitry layer, each nozzle arrangement having a thermal actuator operable by the CMOS drive circuitry, said actuator having a hydrophilic upper surface and a hydrophobic lower surface with a serpentine heater layer formed thereon, wherein a movable part of said thermal actuator is positioned over one of said through-wafer ink supply channels.

2. The printhead integrated circuit of claim 1 , wherein the wafer substrate is a silicon wafer with the CMOS layers including a nitride passivation layer which is surface finished with a chemical-mechanical planarization process.

3. The printhead integrated circuit of claim 1 , where the heater layer is deposited and subsequently portions thereof removed utilizing chemical-mechanical planarization in a dual damascene process to provide a serpentine layout.

4. The printhead integrated circuit of claim 1 , wherein the upper surface of the actuator is plasma damaged in an ammonia atmosphere to make it hydrophilic.

5. The printhead integrated circuit of claim 1 , wherein the lower surface of the actuator is plasma processed through a back side of the wafer to make it hydrophilic.

6. The printhead integrated circuit of claim 1 , wherein the actuator is spaced between 5 microns and 12 microns above the wafer substrate.

7. The printhead integrated circuit of claim 1 , in which the serpentine heater layer is of gold.

Assignments (3)
CHANGE OF NAME Recorded Jun 25, 2014
From: ZAMTEC LIMITED
To: MEMJET TECHNOLOGY LIMITED
Reel/Frame 033244/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2012
From: SILVERBROOK RESEARCH PTY. LIMITED AND CLAMATE PTY LIMITED
To: ZAMTEC LIMITED
Reel/Frame 028569/0972 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2007
From: SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY LTD
Reel/Frame 020069/0563 →