IP Library Granted Patent US 7,679,459
Granted Patent B2
US 7,679,459 · App. 11/962,681 · Granted Mar 16, 2010

Multiphase signal generator

Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,679,459
App. No.
11/962,681
Granted
Mar 16, 2010
Kind
B2
Abstract

A signal generator for generating multiple phases includes a ring oscillator with at least one first adjustable delay stage and at least one second delay stage being serially arranged, wherein an output of the first delay stage is provided for delivering at least one first output phase and an output of the second delay stage is provided for delivering at least one second output phase, and an adjustment circuit for adjusting the delay of the first adjustable delay stage, wherein the adjustment circuit is provided for adjusting the phase relationship between the first output phase and the second output phase by means of setting a first propagation delay for the first delay stage.

Claims (24)

1. Signal generator for generating multiple phases, comprising

a ring oscillator with at least one first adjustable delay stage and at least one second delay stage being serially arranged, wherein an output of the first delay stage is provided for delivering at least one first output phase and an output of the second delay stage is provided for delivering at least one second output phase, and

an adjustment circuit for adjusting the delay of the first adjustable delay stage, wherein the adjustment circuit is provided for adjusting the phase relationship between the first output phase and the second output phase by means of setting a first propagation delay for the first delay stage.

2. Signal generator according to claim 1 , wherein the second delay stage comprises an adjustable delay stage, wherein the adjustment circuit is provided for adjusting the delay of the first and the second adjustable delay stage and wherein the adjustment circuit is provided for adjusting the phase relationship between the first output phase and the second output phase by means of setting a first propagation delay for the first delay stage and a second propagation delay for the second delay stage.

3. Signal generator according to claim 1 , wherein the first output phase is provided for delivering a data sampling clock signal to a sampling unit and the second output phase is provided for delivering an edge sampling clock signal to the sampling unit.

4. Signal generator according to claim 1 , wherein the ring oscillator comprises a first group of adjustable delay stages and a second group of delay stages being serially arranged in an alternating way, wherein the output of the first group of delay stages is provided for delivering a first set of output phases and the output of the second group of delay stages is provided for delivering a second set of output phases, wherein the adjustment circuit is provided for adjusting the delay of the first group of adjustable delay stages, wherein the adjustment circuit is provided for adjusting the phase relationship between the first set of output phases and the second set of output phases by means of setting a first propagation delay for the first group of delay stages.

5. Signal generator according to claim 4 , wherein the second group of delay stages comprises adjustable delay stages and wherein the adjustment circuit is provided for adjusting the delay of the first and the second group of adjustable delay stages, and wherein the adjustment circuit is provided for adjusting the phase relationship between the first set of output phases and the second set of output phases by means of setting a first propagation delay for the first group of delay stages and a second propagation delay for the second group of delay stages.

6. Signal generator according to claim 4 , wherein the first group of delay stages or the second group of delay stages is provided for delivering a third set of output phases.

7. Signal generator according to claim 1 , comprising at least one first pair of adjustable delay stages and at least one second pair of adjustable delay stages, wherein the output of the second delay stage of the first pair is provided for delivering a first set of output phases and the output of the second delay stage of the second pair is provided for delivering a second set of output phases, and wherein the output of the first delay stage of the first pair and the output of the first delay stage of the second pair is provided for delivering a third set of output phases.

8. Signal generator according to claim 6 , wherein the third set of output phases is provided for generating multiple phase shifted output signals to a phase detector of a phase locked loop.

9. Signal generator according to claim 1 , wherein the ring oscillator comprises three or more groups of adjustable delay stages being serially arranged in an alternating way, wherein the outputs of the three or more groups of adjustable delay stages are provided for delivering three or more sets of output phases, wherein the adjustment circuit is provided for adjusting the delay of the three or more groups of adjustable delay stages, and wherein the adjustment circuit is provided for adjusting the phase relationship between the three or more sets of output phases by means of setting different propagation delays for the three or more groups of adjustable delay stages.

10. Signal generator according to claim 1 , wherein the ring oscillator is a differential ring oscillator.

11. A phase locked loop comprising as voltage controlled oscillator a signal generator comprising:

a ring oscillator with at least one first adjustable delay stage and at least one second delay stage being serially arranged, wherein an output of the first delay stage is provided for delivering at least one first output phase and an output of the second delay stage is provided for delivering at least one second output phase, and

an adjustment circuit for adjusting the delay of the first adjustable delay stage, wherein the adjustment circuit is provided for adjusting the phase relationship between the first output phase and the second output phase by means of setting a first propagation delay for the first delay stage.

12. Phase locked loop according to claim 11 , wherein the voltage controlled oscillator is provided for generating multiple phase shifted output signals, wherein the phase locked loop further comprises

multiple phase detectors to determine the phase differences between the output signals and a reference clock, and

a weighting device to weight the phase differences and generating a control signal for the voltage controlled oscillator.

13. Clock and data recovery system comprising a phase locked loop comprising as voltage controlled oscillator a signal generator comprising:

a ring oscillator with at least one first adjustable delay stage and at least one second delay stage being serially arranged, wherein an output of the first delay stage is provided for delivering at least one first output phase and an output of the second delay stage is provided for delivering at least one second output phase, and

an adjustment circuit for adjusting the delay of the first adjustable delay stage, wherein the adjustment circuit is provided for adjusting the phase relationship between the first output phase and the second output phase by means of setting a first propagation delay for the first delay stage.

14. A receiver for a serial data link comprising the phase locked loop phase locked loop comprising as voltage controlled oscillator a signal generator comprising:

a ring oscillator with at least one first adjustable delay stage and at least one second delay stage being serially arranged, wherein an output of the first delay stage is provided for delivering at least one first output phase and an output of the second delay stage is provided for delivering at least one second output phase, and

an adjustment circuit for adjusting the delay of the first adjustable delay stage, wherein the adjustment circuit is provided for adjusting the phase relationship between the first output phase and the second output phase by means of setting a first propagation delay for the first delay stage.

Assignments (8)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (REEL 062079, FRAME 0677) Recorded Mar 3, 2026
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: X CORP. (F/K/A TWITTER, INC.)
Reel/Frame 075015/0574 →
RELEASE OF SECURITY INTEREST Recorded Apr 30, 2025
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: X CORP. (F/K/A TWITTER, INC.)
Reel/Frame 071127/0240 →
RELEASE OF SECURITY INTEREST Recorded Mar 27, 2025
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: X CORP. (F/K/A TWITTER, INC.)
Reel/Frame 070670/0857 →
SECURITY INTEREST Recorded Oct 28, 2022
From: TWITTER, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 062079/0677 →
SECURITY INTEREST Recorded Oct 28, 2022
From: TWITTER, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 061804/0001 →
SECURITY INTEREST Recorded Oct 28, 2022
From: TWITTER, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 061804/0086 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2014
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TWITTER, INC.
Reel/Frame 032075/0404 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 15, 2008
From: MENOLFI, CHRISTIAN I.; SCHMATZ, MARTIN LEO; TOIFL, THOMAS H.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 021529/0211 →
Priority Claims (1)
EP 06127032 · Dec 22, 2006 · regional
Continuity (1)
Related Publication 20090002082A1 · Jan 1, 2009