IP Library Granted Patent US 7,888,150
Granted Patent B2
US 7,888,150 · App. 11/985,525 · Granted Feb 15, 2011

Display and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,888,150
App. No.
11/985,525
Granted
Feb 15, 2011
Kind
B2
Abstract

The present invention provides a display comprising a panel having a display region for displaying an image and a peripheral region defined therein, a plurality of thin film transistors (TFTs) formed in the display region, p-type and n-type TFTs formed in the peripheral region, and at least one photo diode formed in a horizontal structure in the display or peripheral region; and a method of manufacturing the display. According to the present invention, n-type and p-type TFTs and a photo diode can be together formed without an additional process when forming the TFTs using a polycrystalline silicon thin film, and various peripheral circuits can be configured using such elements.

Claims (30)

1. A method of manufacturing a display, comprising:

providing a substrate having display and peripheral regions defined therein;

forming a plurality of TFTs in the shape of a lattice in the display region;

forming p-type and n-type TFTs in the peripheral region; and

forming at least one photo diode in the display or peripheral region, wherein the photo diode is simultaneously formed together with the p-type and n-type TFTs, and wherein the forming at least one photo diode further comprises:

forming an active layer for the p-type TFT, an active layer for the n-type TFT and an active layer for the photo diode on the substrate, wherein the active layer for the photo diode has a central region interposed between two opposing side regions;

using a first conductive film pattern formed on the substrate as an ion implantation mask, simultaneously implanting p-type ions into one of the side regions and into the active layer for the p-type TFT;

forming a barrier layer pattern on the first conductive film pattern;

etching the first conductive film pattern using the barrier layer pattern as an etching mask, so as to form a second conductive film pattern;

using the barrier layer pattern as an ion implantation mask, simultaneously implanting n-type ions into the other one of the side regions and into the active layer for the n-type TFT; and

etching the second conductive film pattern using the barrier layer pattern as an etching mask, so as to form a third conductive film pattern and gate electrodes of the plurality of TFTs in the display region and the n-type TFT in the peripheral region.

2. The method as claimed in claim 1 , wherein at least one of the active layers for the p-type TFT, the n-type TFT and the photo diode is formed of a low temperature polycrystalline silicon thin film.

3. The method as claimed in claim 1 , wherein the photo diode is formed in a horizontal structure.

4. A method of manufacturing a display, comprising:

forming an active layer for a p-type TFT, an active layer for an n-type TFT and an active layer for a photo diode on a surface of a substrate;

forming first and second p-type regions in the active layer for the p-type TFT with a central region thereof interposed between the first and second p-type regions;

forming a third p-type region in one side region of the active layer for the photo diode with a central region thereof interposed between the one side region and the other side region;

forming first and second n-type regions in the active layer for the n-type TFT with a central region thereof interposed between the first and second n-type regions; and

forming a third n-type region at the other side region of the active layer for the photo diode with the central region thereof interposed between the one side region and the other side region,

wherein the forming first and second p-type regions further comprises:

forming a first conductive film pattern on the substrate; and

implanting p-type ions into the corresponding active layers using the first conductive film pattern as an ion implantation mask to form the p-type regions at the corresponding regions of the active layers, and

wherein the forming first and second n-type regions further comprises:

forming a barrier layer pattern on the first conductive film pattern;

etching the first conductive film pattern using the barrier layer pattern as an etching mask to form a second conductive film pattern;

implanting n-type ions into the corresponding active layers using the barrier layer pattern as an ion implantation mask to form the n-type regions at the corresponding regions of the active lavers; and

etching the second conductive film pattern using the barrier layer pattern as an etching mask to form a third conductive film pattern and gate electrode of the n-type TFT.

5. The method as claimed in claim 4 , further comprising forming lightly doped drains at both sides of the central region of at least one of the active layers for the p-type TFT, the n-type TFT and the photo diode.

6. The method as claimed in claim 4 , wherein at least one of the active layers for the p-type TFT, the n-type TFT and the photo diode is formed of a low temperature polycrystalline silicon thin film through:

forming a low temperature amorphous silicon thin film on top of the substrate; and crystallizing the silicon thin film through any one method of SPC (Solid Phase Crystallization), ELC (Excimer Laser Crystallization), and MIC (Metal Induced Crystallization).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029008/0271 →