Imager method and apparatus having combined select signals
View Patent ↗An imaging device and method for operating the device. The device comprises a pixel array having a plurality of pixels arranged in rows and columns and a plurality of readout circuits for the pixels. A reset circuit in one readout circuit is simultaneously operated with a row select circuit in another readout circuit using a common select line. A transfer select circuit may also be simultaneously operated with the common select line.
1. An imaging device, comprising:
a pixel array having a plurality of pixels arranged in rows and columns, each pixel of the array comprising at least a photosensor;
a plurality of pixel readout circuits arranged in rows and columns each associated with a plurality of pixels, said pixel readout circuit in a readout circuit row comprising:
a storage node for receiving charges from a photosensor;
a reset circuit responsive to a reset select signal for resetting said storage node;
a circuit for providing an output signal based on changes stored at said storage node;
a row select circuit responsive to a row select signal for selectively coupling said readout circuit to a column line;
a transfer select transistor for switchably coupling the photosensor to the storage node; and
a select line for commonly providing a reset select signal to said reset circuit, a row select signal to a row select circuit of a different readout circuit in a different readout circuit row, and a transfer select signal to a transfer select transistor in another readout circuit.
2. The imaging device of claim 1 , further comprising:
a plurality of transfer select circuits for selectively transferring charges from the photosensor to the storage node; and
a plurality of transfer select lines, each transfer select line for supplying a transfer select signal to at least one transfer select circuit.
3. The imaging device of claim 1 , wherein the readout circuit is coupled to receive charge from two pixels.
4. The imaging device of claim 1 , wherein the readout circuit is coupled to receive charge from four pixels.
5. The imaging device of claim 1 , wherein the different readout circuit row is vertically adjacent to the readout circuit row.
6. The imaging device of claim 1 , wherein the different readout circuit row is a readout circuit row previous to the readout circuit row.
7. The imaging device of claim 1 , wherein the different readout circuit row is a readout circuit row following the readout circuit row.
8. The imaging device of claim 1 , wherein each pixel is one of a dual conversion gain pixel or a storage gate pixel.
9. The imaging device of claim 1 , wherein the imaging device is a component of a processor system.
10. The imaging device of claim 1 , wherein the imaging device is a component of a camera system.
11. An imaging device, comprising:
a pixel array comprising a plurality of pixels arranged in rows and columns, at least one pixel in a first row of said array comprising:
a photosensor;
a floating diffusion region for storing a photoelectric charge supplied by the plurality of photosensors; a source follower transistor having a gate coupled to said floating diffusion region;
a reset transistor for resetting the floating diffusion region, the reset transistor having a gate coupled to a first reset select line;
a row select transistor for switchably coupling the source follower transistor to a column line, the row select transistor having a gate coupled to a second reset select line of a pixel in a second row; and
a transfer select transistor for switchably coupling the photosensor to the floating diffusion region, the transfer select transistor having a gate coupled to a third reset select line of a pixel in a third row.
12. The imaging device of claim 11 , wherein the first reset select line is coupled to a gate of a row select transistor of a fourth row.
13. The imaging device of claim 11 , wherein the second and third rows are vertically adjacent rows of the first row.
14. The imaging device of claim 11 , wherein the imaging device is a component of a processor system.
15. The imaging device of claim 11 , wherein the imaging device is a component of a camera system.
16. A method of operating a pixel circuit, the method comprising:
activating a first select line coupled to a first pixel in a first row to activate a reset transistor in the first pixel in the first row, to simultaneously activate a row select transistor in a second pixel in a second row, and to simultaneously activate a transfer transistor in a third pixel in a third row.
17. The method of claim 16 , further comprising:
activating a second select line coupled to the first pixel in the first row to activate a row select transistor in the first pixel in the first row, to simultaneously activate a reset transistor in a fourth pixel in a fourth row and to simultaneously activate a transfer transistor in the second pixel in the second row.
18. The method of claim 17 , further comprising:
activating a third select line coupled to the first pixel in the first row to activate a transfer transistor in the first pixel in the first row, to simultaneously activate a reset transistor in a fifth pixel in a fifth row and to simultaneously activate a row select transistor in the fourth pixel in the fourth row.