IP Library Granted Patent US 7,911,265
Granted Patent B2
US 7,911,265 · App. 12/012,578 · Granted Mar 22, 2011

Interfacing at low temperature using CMOS technology

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,911,265
App. No.
12/012,578
Granted
Mar 22, 2011
Kind
B2
Abstract

This invention concerns interfacing to electronic circuits or systems operating at low temperature or ultra-low temperature using complementary metal-oxide semiconductor (CMOS) technology. Low temperature in this case refers to cryogenic temperatures in particular, but not exclusively, to the 4.2 K region. Ultra-low temperatures here refers to the sub-1 K range, usually accessed using dilution refrigerator systems. The electronic circuits comprise a controller (for writing and manipulation), an observer (for readout and measurement) circuits, or both, fabricated from ultra-thin silicon-on-insulator (SOI) CMOS technology.

Claims (15)

1. An electronic circuit or system comprising controller or observer circuits, or both, fabricated from ultra-thin silicon-on-insulator (SOI) using CMOS technology and operable at cryogenic temperatures.

2. An electronic circuit according to claim 1 , fabricated using SOI-CMOS field-effect transistor (FET) technology.

3. An electronic circuit according to claim 2 , including CMOS circuits.

4. An electronic circuit according to claim 1 , designed and built using a SOI-CMOS process for radio-frequency (RF) applications.

5. An electronic circuit according to claim 1 , wherein a controller circuit is used to generate voltage or current pulses with rapid pulse-edge transition times.

6. An electronic circuit according to claim 1 , wherein a controller circuit is used to generate generalized voltage or current waveforms with high temporal control.

7. An electronic circuit according to claim 1 , wherein a controller circuit is integrated with and used to control other circuits or systems that require low or ultra-low temperatures for their operation.

8. An electronic circuit according to claim 1 , wherein an observer circuit is used as a high-bandwidth, voltage or current amplifier.

9. An integrated circuit comprising tens, hundreds or thousands of electronic circuits according to claim 1 .

10. An integrated circuit according to claim 9 , further comprising other circuit elements.

11. An integrated circuit according to claim 10 , wherein the other circuit elements are circuits or systems being controlled or observed by the controller and observer circuits.

12. An electronic circuit or system operating at low temperatures and ultra-low temperatures and comprising controller or observer circuits, or both, fabricated from ultra-thin silicon-on-insulator (SOI) using CMOS technology, wherein a controller circuit is used to provide a stable steady-state voltage or current waveform suitable to control quantum bits.

13. An electronic circuit according to claim 12 , wherein the controller circuit is additionally used to provide duty-cycle (dwell time) controlled rapid single-shot pulses suitable for qubit control.

14. An electronic circuit or system operating at low temperatures and ultra-low temperatures, and comprising controller or observer circuits, or both, fabricated from ultra-thin silicon-on-insulator (SOI) using CMOS technology, and comprising tens, hundreds or thousands of electronic circuits and further comprising other circuit elements, wherein the other circuit elements are circuits or systems being controlled or observed by the controller and observer circuits wherein the other circuit elements are silicon-based quantum bits.

15. A integrated circuit according to claim 14 , wherein the other circuit elements involve spin or charge qubits, and the controller and observer circuits are used at low temperatures or ultra-low temperatures for initialization, control and readout of quantum bits (qubits) in a quantum computer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2019
From: QUCOR PTY LTD
To: NEWSOUTH INNOVATIONS PTY LIMITED
Reel/Frame 050486/0874 →
RECORD TO CORRECT THE RECEIVING PARTY'S NAME, PREVIOUSLY RECORDED AT REEL 021219 FRAME 0209. Recorded Mar 13, 2009
From: DZURAK, ANDREW STEVEN; EKANAYAKE, SHATH RAMESH; CLARK, ROBERT GRAHAM; LEHMANN, TORSTEN
To: QUCOR PTY. LTD.
Reel/Frame 022402/0809 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2008
From: DZURAK, ANDREW STEVEN; EKANAYAKE, SOBHATH RAMESH; CLARK, ROBERT GRAHAM; LEHMANN, TORSTEN
To: QUCOR PTY. LTD., A.C.N.
Reel/Frame 021219/0209 →