IP Library Granted Patent US 7,834,713
Granted Patent B2
US 7,834,713 · App. 12/039,873 · Granted Nov 16, 2010

Synthesized local oscillator and method of operation thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,834,713
App. No.
12/039,873
Granted
Nov 16, 2010
Kind
B2
Abstract

A method for controlling a synthesized local oscillator (SLO) includes: receiving a control input specifying a desired SLO output; receiving reference clock signal; generating a predefined set of dynamic clock signals from the reference clock signal; selecting a dynamic clock signal from the predefined set of dynamic clock signals in response to the control input; using the dynamic clock signal as an input to a direct digital synthesizer (DDS) module to generate a DDS output signal; selecting a DDS output band in response to the control input, the DDS output band including one of a baseband and an alias band; and processing the DDS output band to generate the SLO output.

Claims (51)

1. A method for controlling a synthesized local oscillator (SLO) output, the method comprising:

receiving a control input specifying a desired SLO output;

obtaining a reference clock signal;

generating a predefined set of dynamic clock signals from the reference clock signal;

selecting a dynamic clock signal from the predefined set of dynamic clock signals in response to the control input;

using the dynamic clock signal as an input to a direct digital synthesizer (DDS) module to generate a DDS output signal;

selecting a DDS output band, the DDS output band including one of a baseband and an alias band; and

processing the DDS output band to generate the SLO output;

wherein processing the DDS output band includes doubling one of the baseband and the alias band to generate either a doubled baseband or doubled alias band.

2. The method of claim 1 wherein:

processing the DDS output band includes summing the doubled baseband to produce a summed doubled baseband.

3. The method of claim 2 wherein:

processing the DDS output band includes expanding the summed doubled baseband.

4. The method of claim 1 wherein:

processing the DDS output band includes doubling the doubled alias band to produce a twice doubled alias band.

5. The method of claim 4 wherein:

processing the DDS output band includes expanding the twice doubled alias band.

6. The method of claim 1 wherein:

the predefined set of dynamic clock signals includes 1750 MHz, 1875 MHz, 2000 MHz, 2125 MHz, and 2250 MHz.

7. A synthesized local oscillator comprising:

a reference module generating a predefined set of dynamic clock signals from a reference clock signal;

a DDS module receiving a control input specifying a desired SLO output;

the DDS module selecting a dynamic clock signal from the predefined set of dynamic clock signals in response to the control input to generate a DDS output signal;

a band selector module selecting a DDS output band, the DDS output band including one of a baseband and an alias band; and

processing modules to process the DDS output band to generate the SLO output;

wherein the processing modules include a doubler module, the doubler module including:

a first doubler doubling the baseband of the DDS output band to produce a double baseband;

a second doubler doubling the alias band of the DDS output band to produce a double alias band;

a third doubler summing the doubled baseband to produce a summed doubled baseband;

the third doubler doubling the doubled alias band to produce a twice doubled alias band.

8. The synthesized local oscillator of claim 7 wherein:

the processing modules include an expander expanding the summed doubled baseband.

9. The synthesized local oscillator of claim 7 wherein:

the processing modules include an expander expanding the twice doubled alias band.

10. The synthesized local oscillator of claim 7 wherein:

the predefined set of dynamic clock signals includes 1750 MHz, 1875 MHz, 2000 MHz, 2125 MHz, and 2250 MHz.

11. The synthesized local oscillator of claim 7 wherein:

the first doubler includes a bypass mode to prevent doubling operation.

12. The synthesized local oscillator of claim 7 wherein:

the second doubler includes a bypass mode to prevent doubling operation.

13. A synthesized local oscillator comprising:

a reference module generating a predefined set of dynamic clock signals from a reference clock signal, the predefined set of dynamic clock signals including 1750 MHz, 1875 MHz, 2000 MHz, 2125 MHz, and 2250 MHz;

a DDS module receiving a control input specifying a desired SLO output;

the DDS module selecting a dynamic clock signal from the predefined set of dynamic clock signals in response to the control input to generate a DDS output signal;

a band selector module selecting a DDS output band, the DDS output band including one of a baseband of 50-640 MHz, a first alias band of 1280-2000 MHz, and second alias band of 2000-2560 MHz;

a first doubler doubling the baseband of the DDS output band to produce a double baseband of 50-1280 MHz;

a second doubler doubling the alias band of the DDS output band to produce a double alias band of 1280-5120 MHz;

a third doubler summing the doubled baseband to produce a summed doubled baseband of 50-2560 MHz;

the third doubler doubling the doubled alias band to produce a twice doubled alias band of 2560-10,240 MHz; and

an expander expanding the summed doubled baseband to an output band of 50-5120 MHz;

the expander expanding the twice doubled alias band to an output band of 5120 MHz-20,480 MHz.

Assignments (3)
MERGER Recorded Jul 1, 2016
From: EXELIS INC.
To: HARRIS CORPORATION
Reel/Frame 039362/0534 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2012
From: ITT MANUFACTURING ENTERPRISES LLC; ITT CORPORATION
To: EXELIS INC.
Reel/Frame 027542/0683 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 29, 2008
From: LARKIN, STEPHEN D.; BLAKE, JEFFREY H.; XAVIER, JOSEPH F.; MAJCHRZAK, DAVID E.
To: ITT MANUFACTURING ENTERPRISES
Reel/Frame 020580/0316 →