IP Library Patent Application 12043844
Patent Application
App. No. 12/043,844

Method Of Manufacturing Printhead ICS Incorporating Mems Inkjet Nozzles

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/043,844
Abstract

A method of manufacturing a printhead integrated circuit incorporating microelectromechanical inkjet nozzle systems is provided. The method includes laying out a plurality of first and second reticle exposed areas in sequential arrangement so that a first end of each first reticle exposed area interconnects with either a second end of an adjacent first reticle exposed area or a first end of an adjacent second reticle exposed area and the second end of each first reticle exposed area interconnects with either the first end of an adjacent first reticle exposed area or a second end of an adjacent second reticle exposed area. Each first reticle exposed area has nozzle logic circuitry and each second reticle exposed area has connection pads for connecting the nozzle logic circuitry to power and data.

Claims (8)

1 . A method of manufacturing a printhead integrated circuit incorporating microelectromechanical inkjet nozzle systems, the method comprising the steps of:

laying out a plurality of first and second reticle exposed areas in sequential arrangement so that a first end of each first reticle exposed area interconnects with either a second end of an adjacent first reticle exposed area or a first end of an adjacent second reticle exposed area and the second end of each first reticle exposed area interconnects with either the first end of an adjacent first reticle exposed area or a second end of an adjacent second reticle exposed area,

wherein each first reticle exposed area has nozzle logic circuitry and each second reticle exposed area has connection pads for connecting the nozzle logic circuitry to power and data.

2 . A method according to claim 1 , wherein the plurality of first reticle exposed areas are laid out to seal the integrated circuit.

3 . A method according to claim 1 , wherein the plurality of first reticle exposed areas are laid out to form a feedback circuit.

4 . A method according to claim 1 , comprising forming a plurality of reticle exposed arrays with each reticle exposed array comprising a plurality of first reticle exposed areas and a plurality of second reticle exposed areas.

5 . A method according to claim 4 , wherein each reticle exposed array is positionally offset relative to bordering reticle exposed arrays.

6 . A method according to claim 1 , wherein each first reticle exposed area and each second reticle exposed area has a maximum longitudinal length of 23 millimeters.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2012
From: SILVERBROOK RESEARCH PTY. LIMITED AND CLAMATE PTY LIMITED
To: ZAMTEC LIMITED
Reel/Frame 028511/0722 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 6, 2008
From: JACKSON PULVER, MARK; SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY LTD
Reel/Frame 020637/0814 →