IP Library Granted Patent US 8,217,504
Granted Patent B2
US 8,217,504 · App. 12/047,016 · Granted Jul 10, 2012

Article and panel comprising semiconductor chips, casting mold and methods of producing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,217,504
App. No.
12/047,016
Granted
Jul 10, 2012
Kind
B2
Abstract

A panel with a reconfigured wafer including semiconductor chips arranged in rows and columns on semiconductor device positions includes: at least one semiconductor chip having a front, a rear and edge sides provided per semiconductor device position. The reconfigured wafer includes: a front side that forms a coplanar area with the front sides of the at least one semiconductor chip and a plastic housing composition embedding the edge sides and the rear side of the at least one semiconductor chip. The reconfigured wafer includes, on a rear side of the wafer, structures configured to stabilize the panel. The structures are composed of the plastic housing composition and are formed as thickenings of the reconfigured wafer.

Claims (18)

1. An article, comprising:

at least two semiconductor chips; and

a plate comprising potting material and having first and second main surfaces, the first main surface including a ring-shaped projecting structure disposed in an edge region of the plate, the ring-shaped projecting structure extending perpendicularly from a planar portion of the first main surface such that the plate has a greater thickness in the edge region than in an entirety of an interior region of the plate;

wherein the at least two semiconductor chips are embedded into the potting material in the interior region of the plate.

2. The article according to claim 1 , wherein the second main surface is planar and active surfaces of the at least two semiconductor chips are coplanar with the second main surface.

3. The article according to claim 1 , wherein a surface of each of the at least two semiconductor chips is uncovered.

4. The article according to claim 1 , wherein an active surface of each of the at least two semiconductor chips is uncovered.

5. The article according to claim 1 , wherein a surface of each of the at least two semiconductor chips in the region of the second main surface is uncovered.

6. The article according to claim 1 , wherein the plate comprising potting material has a circular shape.

7. A panel including a reconfigured wafer with semiconductor chips arranged in rows and columns in semiconductor device positions in an interior region of the reconfigured wafer, the panel comprising:

at least one semiconductor chip per semiconductor device position, the at least one semiconductor chip having a front side, a rear side and edge sides, the reconfigured wafer having a front side that forms a coplanar area with the front sides of the semiconductor chips; and

a plastic housing composition embedding the edge sides and the rear sides of the semiconductor chips;

wherein the reconfigured wafer includes a ring-shaped projecting structure configured to stabilize the panel and arranged in an edge region on a rear side of the reconfigured wafer, the ring-shaped projecting structure comprising the plastic housing composition and extending perpendicularly from a planar portion of the rear side such that the reconfigured wafer has a greater thickness in the edge region than in an entirety of the interior region.

8. The panel according to claim 7 ,

wherein the panel has a thickness in the edge region of the reconfigured wafer of d+t, where: 50 μm d+t ≦200 μm, and a thickness in the interior region of d, where: 30 μm ≦d ≦100 μm.

9. The panel according to claim 7 , wherein the panel has the form and dimensions of a wafer.

10. The panel according to claim 7 , further comprising:

a wiring structure with conductor tracks arranged on the front side of the panel, the wiring structure being a single layer or multilayer wiring structure.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2008
From: MEYER, THORSTEN; BRUNNBAUER, MARKUS
To: INFINEON TECHNOLOGIES AG
Reel/Frame 020947/0669 →