IP Library Granted Patent US 8,599,884
Granted Patent B2
US 8,599,884 · App. 12/047,231 · Granted Dec 3, 2013

System and method for implementing optimized multiplexing and power saving in a broadcast network

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,599,884
App. No.
12/047,231
Granted
Dec 3, 2013
Kind
B2
Abstract

A system and method for implementing optimized multiplexing and power saving in a broadcast/multicast network. According to various embodiments, frame and slot structures are designed in such a way so as to adapt based upon the bit rate variation of the input stream, while at the same time not compromising the receiver's power consumption.

Claims (58)

1. A method, comprising:

using at least one input buffer to buffer a plurality of input data streams;

scheduling portions of the plurality of input data streams for signaling within a plurality of frames, each of the plurality of frames including a plurality of slots to accommodate inclusion of the portions therein;

adding best effort services to unallocated capacity within one or more of the frames; and

generating the plurality of frames for signaling, the generating including adding a plurality of synchronization symbols to the plurality of frames, wherein the synchronization symbols comprise signaling information including relative timing values of a respective plurality of start locations of the plurality of slots within each of the plurality of frames.

2. The method of claim 1 , wherein at least one of the synchronization symbols is added immediately before every slot in each frame.

3. The method of claim 1 , wherein no synchronization symbol is added immediately before at least one slot in each frame.

4. The method of claim 3 , further comprising, for the at least one slot in each frame that has no synchronization symbol added immediately before, adding an indication to the signaling information of a start and an end of the at least one slot.

5. The method of claim 1 , wherein the plurality of synchronization symbols are added within individual slots of each frame.

6. The method of claim 1 , further comprising adding real-time signaling information to the plurality of synchronization symbols.

7. The method of claim 1 , wherein a size of at least one slot within each frame is variable.

8. The method of claim 7 , wherein the signaling information includes signaling jitter information concerning at least one of the slots within each frame.

9. The method of claim 1 , wherein a number of slots within each frame is variable, a size of each slot is variable, and a size of each frame is variable.

10. The method of claim 1 , wherein a number of slots within each frame is variable, a size of each slot is variable, and a size of each frame is fixed.

11. The method of claim 1 , wherein a number of slots within each frame is fixed, a size of each slot is variable, and a size of each frame is fixed.

12. A non-transitory computer-readable medium having computer executable instructions stored thereon, the computer executable instructions configured to, with at least one processor:

cause a plurality of input data streams to be buffered with at least one input buffer;

schedule portions of the plurality of input data streams for signaling within a plurality of frames, each of the plurality of frames including a plurality of slots for the inclusion of the portions therein;

add best effort services to unallocated capacity within one or more of the frames; and

generate the plurality of frames for signaling, the generating including adding a plurality of synchronization symbols to the plurality of frames, wherein the synchronization symbols comprise signaling information including relative timing values of a respective plurality of start locations of the plurality of slots within each of the plurality of frames.

13. An apparatus, comprising:

a processor; and

at least one memory including computer program code configured to, with the processor, cause the apparatus at least to:

use at least one input buffer to buffer a plurality of input data streams;

schedule portions of the plurality of input data streams for signaling within a plurality of frames, each of the plurality of frames including a plurality of slots to accommodate inclusion of the portions therein;

add best effort services to unallocated capacity within one or more of the frames; and

generate the plurality of frames for signaling, the generating including adding a plurality of synchronization symbols to the plurality of frames, wherein the synchronization symbols comprise signaling information including relative timing values of a respective plurality of start locations of the plurality of slots within each of the plurality of frames.

14. The apparatus of claim 13 , wherein at least one of the synchronization symbols is added immediately before every slot in each frame.

15. The apparatus of claim 13 , wherein no synchronization symbol is added before at least one slot in each frame.

16. The apparatus of claim 15 , wherein the generating further comprises, for the at least one slot in each frame that has no synchronization symbol added immediately before, adding to the signaling information an indication of a start and an end of the at least one slot.

17. The apparatus of claim 13 , wherein the plurality of synchronization symbols are added within individual slots of each frame.

18. The apparatus of claim 13 , further comprising adding real-time signaling information to the plurality of synchronization symbols.

19. The apparatus of claim 13 , wherein a size of at least one slot within each frame is variable.

20. The apparatus of claim 19 , wherein the signaling information includes signaling jitter information concerning at least one of the slots within each frame.

21. The apparatus of claim 13 , wherein a number of slots within each frame is variable, a size of each slot is variable, and a size of each frame is variable.

22. The apparatus of claim 13 , wherein a number of slots within each frame is variable, a size of each slot is variable, and a size of each frame is fixed.

23. The apparatus of claim 13 , wherein a number of slots within each frame is fixed, a size of each slot is variable, and a size of each frame is fixed.

24. A method, comprising:

receiving a signaled plurality of frames, each frame including a plurality of slots comprising data from a plurality of input data streams, and each frame including a plurality of synchronization symbols, wherein the synchronization symbols comprise signaling information including relative timing values of a respective plurality of start locations of the plurality of slots within each of the plurality of frames;

processing the plurality of synchronization symbols from the plurality of frames; and

processing the plurality of frames using the signaling information included in the plurality of synchronization symbols to identify at least one of the plurality of start locations of the plurality of slots.

25. The method of claim 24 , further comprising processing received jitter information concerning at least one of the slots, the jitter information received from a sending device.

26. The method of claim 24 , wherein at least one of the synchronization symbols is included immediately before every slot in each frame.

27. The method of claim 24 , wherein no synchronization symbol is included before at least one slot in each frame.

28. The method of claim 24 , wherein the at least one of the plurality of slots includes a slot that is not a first slot in any of the plurality of frames.

29. The method of claim 24 , wherein the at least one of the plurality of slots includes at least two slots of different sizes in the same frame.

30. A non-transitory computer-readable medium having computer executable instructions stored thereon, the computer executable instructions configured to, with at least one processor:

cause an apparatus to receive a signaled plurality of frames, each frame including a plurality of slots comprising data from a plurality of input data streams, and each frame including a plurality of synchronization symbols, wherein the synchronization symbols comprise signaling information including relative timing values of a respective plurality of start locations of the plurality of slots within each of the plurality of frames;

cause the apparatus to process the plurality of synchronization symbols from the plurality of frames; and

cause the apparatus to process the plurality of frames using the signaling information included in the plurality of synchronization symbols to identify at least one of the plurality of start locations of the plurality of slots.

31. An apparatus, comprising:

a processor; and

at least one memory including computer program code configured to, with the processor, cause the apparatus at least to:

cause the apparatus to receive a signaled plurality of frames, each frame including a plurality of slots comprising data from a plurality of input data streams, and each frame including a plurality of synchronization symbols, wherein the synchronization symbols comprise signaling information including relative timing values of a respective plurality of start locations of the plurality of slots within each of the plurality of frames;

cause the apparatus to process the plurality of synchronization symbols from the plurality of frames; and

cause the apparatus to process the plurality of frames using the signaling information included in the plurality of synchronization symbols to identify at least one of the plurality of start locations of the plurality of slots.

32. The apparatus of claim 31 , wherein the computer program code is further configured to, with the processor:

cause the apparatus to process received jitter information concerning at least one of the slots, the jitter information received from a sending device.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2020
From: NOKIA TECHNOLOGIES OY
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 053130/0763 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2015
From: NOKIA CORPORATION
To: NOKIA TECHNOLOGIES OY
Reel/Frame 035544/0708 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2008
From: PEKONEN, HARRI J; AURANEN, TOMMI; VESMA, JUSSI; VARE, JANI
To: NOKIA CORPORATION
Reel/Frame 021005/0046 →