Method of manufacturing a semiconductor device
View Patent ↗A semiconductor device is manufactured in a silicon-on-insulator (SOI) wafer having an silicon active layer, a buried oxide layer, and a supporting substrate layer. Before the wafer is diced into chips along scribe lines, the silicon active layer is selectively etched to form trenches surrounding the scribe lines. The wafer is then diced using a dicing apparatus having a blade width smaller than the width of the trenches. The dicing blade accordingly does not make contact with the silicon active layer, which is particularly vulnerable to chipping.
1. A method of manufacturing a semiconductor device in a silicon on insulator (SOI) wafer having a silicon active layer, a supporting substrate layer, and a buried oxide (BOX) layer sandwiched between the silicon active layer and the supporting substrate layer, comprising:
forming a resist pattern as an etching mask on the silicon active layer;
performing a first etching process to selectively etch the silicon active layer using the etching mask to form a trench penetrating the silicon active layer and reaching the BOX layer, the trench being disposed along a scribe line with a predetermined width;
ashing the resist pattern after the first etching process;
after ashing the resist pattern, performing a second etching process to selectively etch the BOX layer exposed by the trench so that the trench extends to reach the supporting substrate layer; and
cutting the supporting substrate layer along the scribe line by use of a dicing apparatus having a blade width smaller than the predetermined width.
2. The method of claim 1 , wherein the selectively etching the silicon active layer comprises dry etching by use of a deep reactive ion etching apparatus.
3. The method of claim 1 , wherein a plurality of microelectromechanical system (MEMS) structures are formed on the SOI wafer and the scribe line is formed in an area separating different ones of the plurality of MEMS structures from each other.
4. The method of claim 3 , wherein the MEMS structures are piezoresistive acceleration sensors.
5. The method of claim 1 , wherein after the first etching process an uppermost surface of the BOX layer forms a lowermost bottom surface of the trench.
6. The method of claim 1 , wherein after the second etching process an uppermost surface of the supporting substrate layer forms a lowermost bottom surface of the trench.