IP Library Granted Patent US 7,782,415
Granted Patent B2
US 7,782,415 · App. 12/078,765 · Granted Aug 24, 2010

Active matrix subtrate, liquid crystal display panel and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,782,415
App. No.
12/078,765
Granted
Aug 24, 2010
Kind
B2
Abstract

Disclosed is an active matrix substrate including a substrate, a gate wiring formed on the substrate, a data wiring formed on the substrate so as to cross the gate wiring, a common wiring formed on the substrate extending approximately parallel to the gate wiring, a pixel formed in a region surrounded by the gate wiring and the data wiring, and a switching element formed in a vicinity of an intersection of the gate wiring and the data wiring. The pixel includes a pixel electrode, and a counter electrode arranged alternately with the pixel electrode and connected to the data wiring. The switching element includes a first electrode connected to the common wiring, and a second electrode connected to the pixel electrode.

Claims (46)

1. An active matrix substrate, comprising:

a substrate;

a gate wiring formed on the substrate;

a data wiring formed on the substrate so as to cross the gate wiring;

a common wiring formed on the substrate extending approximately parallel to the gate wiring;

a pixel formed in a region surrounded by the gate wiring and the data wiring, including:

a pixel electrode; and

a counter electrode arranged alternately with the pixel electrode and connected to the data wiring; and

a switching element formed in a vicinity of an intersection of the gate wiring and the data wiring, including:

a first electrode connected to the common wiring; and

a second electrode connected to the pixel electrode.

2. The active matrix substrate according to claim 1 , wherein the pixel electrode is formed in a same layer as the gate wiring and the common wiring, and

the counter electrode is formed in a same layer as the data wiring.

3. The active matrix substrate according to claim 1 , wherein the pixel electrode is formed in a first layer upper than the gate wiring, the common wiring and the data wiring, and is connected to the second electrode via a first contact hole, and

the counter electrode is formed in a second layer upper than the gate wiring, the common wiring and the data wiring, and is connected to the data wiring via a second contact hole.

4. The active matrix substrate according to claim 3 , further comprising:

a second counter electrode formed in a third layer upper than the data wiring, and in a second region overlapping with the data wiring in a normal direction to the substrate.

5. The active matrix substrate according to claim 1 , wherein the pixel electrode is formed in a layer upper than the gate wiring, the common wiring and the data wiring, and is connected to the second electrode via a contact hole, and

the counter electrode is formed in a same layer as the data wiring.

6. The active matrix substrate according to claim 1 , wherein the common wiring is formed in a layer upper than the gate wiring,

the pixel electrode is formed in a same layer as the common wiring, and

the counter electrode is formed in a same layer as the data wiring.

7. The active matrix substrate according to claim 1 , wherein the common wiring is formed in a first layer upper than the gate wiring;

the pixel electrode is formed in a second layer upper than the gate wiring, the common wiring and the data wiring, and is connected to the second electrode via a first contact hole, and

the counter electrode is formed in a third layer upper than the gate wiring, the common wiring and the data wiring, and is connected to the data wiring via a second contact hole.

8. The active matrix substrate according to claim 7 , wherein the common wirings neighboring each other are connected along the data wiring.

9. The active matrix substrate according to claim 1 , wherein the common wiring is formed in a first layer upper than the gate wiring,

the pixel electrode is formed in a same layer as the common wiring, and

the counter electrode is formed in a second layer upper than the gate wiring, the common wiring and the data wiring, and is connected to the data wiring via a contact hole.

10. A liquid crystal display panel of an in plane switching type, comprising:

an active matrix substrate, including:

a substrate;

a gate wiring formed on the substrate;

a data wiring formed approximately orthogonal to the gate wiring;

a common wiring formed approximately parallel to the gate wiring;

the pixel formed in a region surrounded by the gate wiring and the data wiring, including:

a pixel electrode; and

a counter electrode arranged alternately with the pixel electrode and connected to the data wiring; and

a switching element formed in a vicinity of an intersection of the gate wiring and the data wiring, including:

a first electrode connected to the common wiring; and

a second electrode connected to the pixel electrode;

an opposed substrate opposing to the active matrix substrate; and

a liquid crystal sandwiched between the active matrix substrate and the opposed substrate.

11. A method of manufacturing the active matrix substrate, comprising:

forming a gate wiring including a gate electrode, a common wiring approximately parallel to the gate wiring, and a pixel electrode approximately orthogonal to the common wiring on a substrate; and

forming a data wiring approximately parallel to the pixel electrode and passing a vicinity of the gate electrode, a counter electrode connected to the data wiring and arranged alternately with the pixel electrode, and a switching element having a first electrode connected to the common wiring and a second electrode connected to the pixel electrode.

Assignments (2)
CHANGE OF NAME Recorded Nov 8, 2011
From: NEC LCD TECHNOLOGIES, LTD.
To: NLT TECHNOLOGIES, LTD.
Reel/Frame 027189/0704 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2008
From: SASAKI, TAKESHI
To: NEC LCD TECHNOLOGIES, LTD.
Reel/Frame 020812/0686 →