IP Library Granted Patent US 8,125,434
Granted Patent B2
US 8,125,434 · App. 12/091,677 · Granted Feb 28, 2012

Method for addressing active matrix displays with ferroelectrical thin film transistor based pixels

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,125,434
App. No.
12/091,677
Granted
Feb 28, 2012
Kind
B2
Abstract

A pixel (P) of a display ( 20 ) includes a memory element in a form of a ferroelectric thin film transistor (“TFT”) ( 60 ) and a display element ( 62 ) operably coupled to the ferroelectric TFT ( 60 ). The ferroelectric TFT ( 60 ) is set to a conductive state in response to a conductive row drive voltage and a conductive column drive voltage being applied to the ferroelectric TFT ( 60 ) during a beginning phase of the addressing period for the pixel (P). The ferroelectric TFT ( 60 ) facilitates a charging of the display element ( 62 ) in response a charging row drive voltage and a charging column drive voltage being applied to the ferroelectric TFT ( 60 ) during an intermediate phase of the addressing period for the pixel (P). The ferroelectric TFT ( 60 ) is reset to a non-conductive state in response to a non-conductive row drive voltage and a non-conductive column drive voltage being applied to the ferroelectric TFT ( 60 ) during an ending phase of the addressing period for the pixel (P).

Claims (37)

1. A display comprising:

a row driver;

a column driver;

a pixel including;

a memory element in a form of a ferroelectric thin film transistor operably coupled to the row driver and the column driver, and

a display element operably coupled to the ferroelectric thin film transistor;

wherein the row driver and the column driver are operable to apply different drive voltages to the ferroelectric thin film transistor during a beginning phase, an intermediate phase and an ending phase of an addressing period for the pixel;

wherein the ferroelectric thin film transistor is operable to be set to a conductive state in response to a conductive row drive voltage and a conductive column drive voltage being applied to the ferroelectric thin film transistor by the row driver and the column driver during the beginning phase of the addressing period for the pixel;

wherein the ferroelectric thin film transistor is further operable to facilitate a charging of the display element in response to a charging row drive voltage and a charging column drive voltage being applied to the ferroelectric thin film transistor by the row driver and the column driver during the intermediate phase of the addressing period for the pixel;

wherein the ferroelectric thin film transistor is further operable to be reset to a non-conductive state in response to a non-conductive row drive voltage and a non-conductive column drive voltage being applied to the ferroelectric thin film transistor by the row driver and the column driver during the ending phase of the addressing period for the pixel; and

wherein the charging column drive voltage is between the conductive column drive voltage and the non-conductive column drive voltage.

2. The display of claim 1 , wherein the row driver is in electrical communication with a gate electrode of the ferroelectric thin film transistor to facilitate an application of the conductive row drive voltage to the gate electrode of the ferroelectric thin film transistor during the beginning phase of the addressing period of the pixel.

3. The display of claim 1 , wherein the row driver is in electrical communication with a gate electrode of the ferroelectric thin film transistor to facilitate an application of the charging row drive voltage to the gate electrode of the ferroelectric thin film transistor during the intermediate phase of the addressing period of the pixels.

4. The display of claim 1 , wherein the row driver is in electrical communication with a gate electrodes of the ferroelectric thin film transistor to facilitate an application of the non-conductive row drive voltage to the gate electrode of the ferroelectric thin film transistor during the ending phase of the addressing period of the pixel.

5. The display of claim 1 , wherein the column driver is in electrical communication with a source electrode of the ferroelectric thin film transistor to facilitate an application of the conductive column drive voltage to the source electrode of the ferroelectric thin film transistor during the beginning phase of the addressing period of the pixel.

6. The display of claim 1 , wherein the column driver is in electrical communication with a source electrode of the ferroelectric thin film transistor to facilitate an application of the charging column drive voltage to the source electrode of the ferroelectric thin film transistor during the intermediate phase of the addressing period of the pixel.

7. The display of claim 1 , wherein the column driver is in electrical communication with a source electrode of the ferroelectric thin film transistor to facilitate an application of the non-conductive column drive voltage to the source electrode of the ferroelectric thin film transistor during the ending phase of the addressing period of the pixels.

8. The display of claim 1 , wherein the display element is in electrical communication with a drain electrode of the ferroelectric thin film transistor to facilitate a charging of the display element in response to the charging row drive voltage and the charging column drive voltage being applied to the ferroelectric thin film transistor by the row driver and the column driver during the intermediate phase of the addressing period for the pixels.

9. The display of claim 1 , wherein the display element is an electrophoretic display element.

10. The display of claim 1 , wherein the display element is a liquid crystal display element.

11. A display comprising:

a plurality of pixels, each pixel including:

a memory element in the form of a ferroelectric thin film transistor operably coupled to the column driver and the row driver, and

a display element operably coupled to the ferroelectric thin film transistor;

wherein the ferroelectric thin film transistor is operable to be set to a conductive state in response to a conductive row drive voltage and a conductive column drive voltage being applied to the ferroelectric thin film transistor during a beginning phase of the addressing period for the pixel;

wherein the ferroelectric thin film transistor is further operable to facilitate a charging of the display element in response to a charging row drive voltage and a charging column drive voltage being applied to the ferroelectric thin film transistor during an intermediate phase of the addressing period for the pixel; and

wherein the ferroelectric thin film transistor is further operable to be reset to a non-conductive state in response to a non-conductive row drive voltage and a non-conductive column drive voltage being applied to the ferroelectric thin film transistor during an ending phase of the addressing period for the pixel; and

wherein the charging column drive voltage is between the conductive column drive voltage and the non-conductive column drive voltage.

12. The display of claim 11 , wherein the conductive row drive voltage is selectively applied to a gate electrode of the ferroelectric thin film transistor during the beginning phase of the addressing period of the pixel.

13. The display of claim 11 , wherein the charging row drive voltage is selectively applied to a gate electrode of the ferroelectric thin film transistor during the intermediate phase of the addressing period of the pixel.

14. The display of claim 11 , wherein the non-conductive row drive voltage is selectively applied to a gate electrode of the ferroelectric thin film transistor during the ending phase of the addressing period of the pixel.

15. The display of claim 11 , wherein the conductive column drive voltage is selectively applied to a source electrode of the ferroelectric thin film transistor during the beginning phase of the addressing period of the pixel.

16. The display of claim 11 , wherein the charging column drive voltage is selectively applied to a source electrode of the ferroelectric thin film transistor during the intermediate phase of the addressing period of the pixel.

17. The display of claim 11 , wherein the non-conductive column drive voltage is selectively applied to a source electrode of the ferroelectric thin film transistor during the ending phase of the addressing period of the pixel.

18. The display of claim 11 , wherein the display element is in electrical communication with a drain electrode of the ferroelectric thin film transistor to facilitate a charging of the display element in response the charging row drive voltage and the charging column drive voltage being applied to a gate electrode and a source electrode of the ferroelectric thin film transistor during the intermediate phase of the addressing period for the pixel.

19. The display of claim 11 , wherein the display element is an electrophoretic display element.

20. The display of claim 11 , wherein the display element is a liquid crystal display element.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2016
From: CREATOR TECHNOLOGY B.V.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 038214/0991 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2011
From: POLYMER VISION LIMITED
To: CREATOR TECHNOLOGY B.V.
Reel/Frame 026365/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2008
From: HUITEMA, HJALMAR EDZER AYCO; GELINCK, GERWIN HERMANUS
To: POLYMER VISION LIMITED
Reel/Frame 021030/0962 →