IP Library Granted Patent US 7,934,036
Granted Patent B2
US 7,934,036 · App. 12/100,534 · Granted Apr 26, 2011

Interrupt-related circuits, systems, and processes

Assignee: Texas Instruments Incorporated
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,934,036
App. No.
12/100,534
Granted
Apr 26, 2011
Kind
B2
Abstract

An electronic interrupt circuit includes an interrupt-related input line, a security-related status input line, a context-related status input line, and a conversion circuit having plural interrupt-related output lines and selectively operable in response to an interrupt-related signal on said interrupt-related input line depending on an active or inactive status of each of said security-related status input line and said context-related status input line.

Claims (31)

1. An electronic interrupt circuit comprising:

an interrupt-related input line;

a security-related status input line;

a context-related status input line;

a conversion circuit having plural interrupt-related output lines and selectively operable in response to an interrupt-related signal on said interrupt-related input line depending on an active or inactive status of each of said security-related status input line and said context-related status input line; and

a plurality of enable lines and a logic circuitry having a first set of inputs respectively coupled to the plurality of enable lines and a second set of inputs respectively coupled to said plural interrupt-related output lines.

2. The electronic interrupt circuit claimed in claim 1 wherein said logic circuitry supplies a one-line logic output responsive to both said first set of inputs and said second set of inputs.

3. The electronic interrupt circuit claimed in claim 2 further comprising a reporting register bit coupled to receive said one-line logic output from said logic circuitry.

4. The electronic interrupt circuit claimed in claim 3 further comprising a coupling circuit having an input connected to said one-line logic output from said logic circuitry, said coupling circuit having an interrupt output line.

5. The electronic interrupt circuit claimed in claim 1 wherein said logic circuitry has a set of output lines and includes plural logic gate circuits, each having a first input connected to one of the enable lines and a second input connected to one of the interrupt-related output lines, the logic gate circuits each having an output line forming a different one of the set of output lines of the logic circuitry.

6. The electronic interrupt circuit claimed in claim 5 further comprising a reporting register having a bit field coupled to receive each said output line from said logic gate circuits.

7. The electronic interrupt circuit claimed in claim 1 further comprising an interrupt handler circuit having interrupt request inputs coupled to said plural interrupt-related output lines.

8. The electronic interrupt circuit claimed in claim 1 further comprising a processor having an interrupt-related output coupled to said interrupt-related input line.

9. The electronic interrupt circuit claimed in claim 8 wherein said processor has a security status output coupled to said security status input line.

10. The electronic interrupt circuit claimed in claim 8 further comprising a register coupled to said processor and to said context-related status input line.

11. The electronic interrupt circuit claimed in claim 1 wherein said interrupt-related input line is a wait for interrupt line.

12. The electronic interrupt circuit claimed in claim 1 wherein said conversion circuit includes an interrupt enabling register and an interrupt-generating circuit, responsive to said interrupt enabling register and to each of said plural interrupt-related output lines, to selectively generate at least one interrupt.

13. An electronic interrupt circuit comprising:

an interrupt-related input line;

a security-related status input line;

a context-related status input line;

a conversion circuit having plural interrupt-related output lines and selectively operable in response to an interrupt-related signal on said interrupt-related input line depending on an active or inactive status of each of said security-related status input line and said context-related status input line; and

register having a bit field for holding bits related to the state of activity of said plural interrupt-related output lines, a processor circuit, and an interrupt handler circuit coupling said plural interrupt-related output lines to said processor circuit, and said register is coupled separately to said processor circuit.

14. A process of manufacturing an electronic product, the process comprising:

preparing in integrated circuitry form an interrupt-related input line, a security related status input line, a virtual context-related status input line and a conversion circuit having plural interrupt-related output lines and selectively operable in response to an interrupt-related signal on said interrupt-related input line depending on an active or inactive status of each of said security-related status input line and said context-related status input line, wherein said plural interrupt-related output lines include a public nonvirtual interrupt output line, a secure nonvirtual interrupt output line, a public virtual interrupt output line, and a secure virtual interrupt output line.

15. An electronic interrupt circuit comprising:

an interrupt-related input line;

a security-related status input line;

a context-related status input line;

a conversion circuit having plural interrupt-related output lines and selectively operable in response to an interrupt-related signal on said interrupt-related input line depending on an active or inactive status of each of said security-related status input line and said context-related status input line; and

wherein said plural interrupt-related output lines include a public nonvirtual interrupt output line, a secure nonvirtual interrupt output line, a public virtual interrupt output line, and a secure virtual interrupt output line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2008
From: TEXAS INSTRUMENTS FRANCE
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 021161/0693 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2008
From: TEXAS INSTRUMENTS FRANCE; CONTI, GREGORY R.; DAHAN, FRANCK
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 021161/0873 →
Priority Claims (2)
EP 07290589 · May 10, 2007 · regional
EP 08290292 · Mar 27, 2008 · regional
Continuity (1)
Related Publication 20090049220A1 · Feb 19, 2009