IP Library Granted Patent US 7,759,755
Granted Patent B2
US 7,759,755 · App. 12/120,413 · Granted Jul 20, 2010

Anti-reflection structures for CMOS image sensors

Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,759,755
App. No.
12/120,413
Granted
Jul 20, 2010
Kind
B2
Abstract

Optical structures having an array of protuberances between two layers having different refractive indices are provided. The array of protuberances has vertical and lateral dimensions less than the wavelength range of lights detectable by a photodiode of a CMOS image sensor. The array of protuberances provides high transmission of light with little reflection. The array of protuberances may be provided over a photodiode, in a back-end-of-line interconnect structure, over a lens for a photodiode, on a backside of a photodiode, or on a window of a chip package.

Claims (31)

1. A semiconductor structure comprising:

a photodiode located on a first surface of a semiconductor layer;

a metal interconnect layer located on said first surface of said semiconductor layer; and

an insulator layer located on a second surface of said semiconductor layer, wherein said second surface is located on an opposite side of said first surface, and wherein said insulator layer includes an array of protuberances at an interface with an ambient gas or vacuum, wherein a pitch of said protuberances is less than 270 nm.

2. The semiconductor structure of claim 1 , wherein said pitch is a sub-lithographic dimension.

3. The semiconductor structure of claim 1 , wherein said array is a regular hexagonal array.

4. The semiconductor structure of claim 1 , further comprising:

a transistor located directly on said first surface of said semiconductor layer, wherein a source of said transistor is of integral construction with said photodiode; and

a shallow trench isolation region abutting said first surface of said semiconductor layer.

5. The semiconductor structure of claim 1 , wherein each of said array of protuberances has a shape of a cone having a monotonically decreasing cross-sectional area as a function of a vertical distance from a base of said cone, and wherein a height of said cone is from about 40 nm to about 480 nm.

6. The semiconductor structure of claim 1 , wherein said semiconductor layer comprises silicon and said insulator layer comprise silicon oxide, and wherein a total height of said insulator layer including said array of protuberances is from about 100 nm to about 2,000 nm.

7. A semiconductor structure comprising:

a photodiode located on a first surface of a semiconductor layer;

a metal interconnect layer located on said first surface of said semiconductor layer; and

an insulator layer located on a second surface of said semiconductor layer, wherein said second surface is located on an opposite side of said first surface, said insulator layer includes an array of protuberances at an interface with an ambient gas or vacuum, and said array is a regular hexagonal array.

8. The semiconductor structure of claim 7 , wherein a pitch of said protuberances is a sub-lithographic dimension.

9. The semiconductor structure of claim 7 , further comprising:

a transistor located directly on said first surface of said semiconductor layer, wherein a source of said transistor is of integral construction with said photodiode; and

a shallow trench isolation region abutting said first surface of said semiconductor layer.

10. The semiconductor structure of claim 7 , wherein each of said array of protuberances has a shape of a cone having a monotonically decreasing cross-sectional area as a function of a vertical distance from a base of said cone, and wherein a height of said cone is from about 40 nm to about 480 nm.

11. The semiconductor structure of claim 7 , wherein said semiconductor layer comprises silicon and said insulator layer comprise silicon oxide, and wherein a total height of said insulator layer including said array of protuberances is from about 100 nm to about 2,000 nm.

12. A semiconductor structure comprising:

a photodiode located on a first surface of a semiconductor layer;

a metal interconnect layer located on said first surface of said semiconductor layer; and

an insulator layer located on a second surface of said semiconductor layer, wherein said second surface is located on an opposite side of said first surface, said insulator layer includes an array of protuberances at an interface with an ambient gas or vacuum, and wherein each of said array of protuberances has a shape of a cone having a monotonically decreasing cross-sectional area as a function of a vertical distance from a base of said cone, and said cone has a height from about 40 nm to about 480 nm.

13. The semiconductor structure of claim 12 , wherein a pitch of said protuberances is a sub-lithographic dimension.

14. The semiconductor structure of claim 12 , wherein said array is a regular hexagonal array.

15. The semiconductor structure of claim 12 , further comprising:

a transistor located directly on said first surface of said semiconductor layer, wherein a source of said transistor is of integral construction with said photodiode; and

a shallow trench isolation region abutting said first surface of said semiconductor layer.

16. The semiconductor structure of claim 12 , wherein said semiconductor layer comprises silicon and said insulator layer comprise silicon oxide, and wherein a total height of said insulator layer including said array of protuberances is from about 100 nm to about 2,000 nm.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2020
From: SMARTSENS TECHNOLOGY (CAYMAN) CO., LTD
To: SMARTSENS TECHNOLOGY (HK) CO., LIMITED
Reel/Frame 053131/0551 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2018
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: SMARTSENS TECHNOLOGY (CAYMAN) CO., LTD.
Reel/Frame 046664/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2008
From: ADKISSON, JAMES W; ELLIS-MONAGHAN, JOHN J; GAMBINO, JEFFREY P; MUSANTE, CHARLES F
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 020946/0194 →
Continuity (1)
Related Publication 20090283807A1 · Nov 19, 2009