IP Library Granted Patent US 8,217,475
Granted Patent B2
US 8,217,475 · App. 12/121,070 · Granted Jul 10, 2012

Backside controlled MEMS capacitive sensor and interface and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,217,475
App. No.
12/121,070
Granted
Jul 10, 2012
Kind
B2
Abstract

Described herein is the sense element assembly for a capacitive pressure sensor and method for creating same that has increased sensitivity despite the parasitic capacitance that is created. The capacitive sensor element assembly, comprises a first semiconductive layer, and a first conductive layer, a first dielectric layer into which a cavity has been formed, the dielectric layer lying between the first semiconductive layer and the first conductive layer, wherein an electrical connection is made to the second conductive layer. A preferred method for fabricating a capacitive sensor assembly of the present invention comprises the steps of forming a dielectric layer on top of a conductive handle wafer; creating at least one cavity in the dielectric layer, bonding a thin semiconductive layer to the dielectric layer and connecting an operational amplifier to the input of the capacitive sensor assembly to overcome the parasitic capacitance formed during fabrication.

Claims (34)

1. A capacitive sensor element assembly, comprising:

a semiconductive layer,

a conductive layer,

a first dielectric layer defining a cavity, the first dielectric layer being disposed between the semiconductive layer and the conductive layer, and

an operational amplifier with an output terminal electrically connected to the conductive layer of the capacitive sensor element assembly and an input terminal electrically connected to the semiconductive layer of the capacitive sensor element assembly to reduce effects of parasitic capacitance of the capacitive sensor element assembly,

wherein a conductor is disposed through the first dielectric layer to connect the conductive layer to the semiconductive layer.

2. The capacitive sensor element assembly of claim 1 , wherein the operational amplifier is coupled to an input of the conductor.

3. The capacitive sensor element assembly of claim 1 further comprising a second dielectric layer on the bottom of the cavity in the first dielectric layer.

4. The capacitive sensor element assembly of claim 1 , wherein the first dielectric layer is a thin layer of oxide.

5. The capacitive sensor element assembly of claim 1 wherein the semiconductive layer is thinner than the conductive layer and the conductive layer is thick enough to support the semiconductive layer and the first dielectric layer.

6. The capacitive sensor element assembly of claim 1 , wherein the operational amplifier is disposed on the semiconductive layer and electrically connected to the conductive layer by the conductor electrical connection.

7. A capacitive sensor assembly comprising:

a semiconductive layer,

a conductive layer,

a first dielectric layer defining a cavity, the first dielectric layer-being disposed between the semiconductive layer and the conductive layer,

an operational amplifier with an output terminal electrically connected to the conductive layer of the capacitive sensor assembly and an input terminal electrically connected to the semiconductive layer of the capacitive sensor assembly to reduce effects of parasitic capacitance of the capacitive sensor assembly, and

wherein a conductor extends through and electrically connects the conductive layer to the semiconductive layer.

8. The capacitive sensor assembly of claim 7 , wherein the operational amplifier is disposed on the semiconductive layer.

9. A capacitive sensor comprising:

a semiconductive layer,

a conductive layer,

a first dielectric layer defining a cavity, the first dielectric layer being disposed between the semiconductive layer and the conductive layer;

a connecting means for electrically connecting the conductive layer to the semiconductive layer, the connecting means extending through the first dielectric layer to electrically connect the conductive layer to the semiconductive layer; and

wherein the capacitive sensor is configured to be connected to an operational amplifier with an output terminal electrically connectable to the conductive layer of the capacitive sensor and an input terminal electrically connectable to the semiconductive layer of the capacitive sensor to reduce effects of parasitic capacitance of the capacitive sensor.

10. The capacitive sensor of claim 9 , wherein the operational amplifier is electrically coupled to an input of the connecting means.

11. A capacitive sensor element assembly comprising:

a semiconductive layer,

a conductive layer underlying the semiconductive layer,

a first dielectric layer defining a cavity, the first dielectric layer being disposed between the semiconductive layer and the conductive layer,

a conductor extending through the first dielectric layer to electrically connect the conductive layer to the semiconductive layer, and

an operational with an output terminal electrically connected to the conductive layer of the capacitive sensor element assembly and an input terminal electrically connected to the semiconductive layer of the capacitive sensor element assembly to reduce effects of parasitic capacitance of the capacitive sensor element assembly.

12. The capacitive sensor element assembly of claim 11 , wherein the operational amplifier is coupled to an input of the conductor.

13. The capacitive sensor element assembly of claim 11 further comprising a second dielectric layer on the bottom of the cavity in the first dielectric layer.

14. The capacitive sensor element assembly of claim 11 further comprising a complementary metal-oxide semiconductor (CMOS), wherein the conductor extending through the semiconductive layer electrically connect the conductive layer to the CMOS.

Assignments (4)
SECURITY INTEREST Recorded Feb 25, 2016
From: BEI NORTH AMERICA LLC; CRYDOM, INC.; CUSTOM SENSORS & TECHNOLOGIES, INC.; KAVLICO CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037927/0605 →
RELEASE OF SECURITY INTEREST Recorded Dec 2, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH
To: BEI SENSORS & SYSTEMS COMPANY, INC.; CUSTOM SENSORS & TECHNOLOGIES, INC.; CRYDOM, INC.; BEI TECHNOLOGIES, INC.; KAVLICO CORPORATION
Reel/Frame 037196/0174 →
SECURITY AGREEMENT Recorded Oct 3, 2014
From: BEI SENSORS & SYSTEMS COMPANY, INC.; CUSTOM SENSORS & TECHNOLOGIES, INC; CRYDOM, INC.; BEI TECHNOLOGIES, INC.; KAVLICO CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 033888/0700 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2008
From: SEESINK, PETER; ABED, OMAR
To: CUSTOM SENSORS & TECHNOLOGIES, INC.
Reel/Frame 020952/0811 →