IP Library Granted Patent US 7,543,095
Granted Patent B2
US 7,543,095 · App. 12/125,963 · Granted Jun 2, 2009

Managing input/output interruptions in non-dedicated interruption hardware environments

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,543,095
App. No.
12/125,963
Granted
Jun 2, 2009
Kind
B2
Abstract

Input/output interruptions are managed in computing environments that do not use dedicated per-guest interruption hardware to present interruptions. Dispatchable guest programs in the environment receive I/O interruptions directly without hypervisor intervention. This is facilitated by using one or more interruption controls stored in memory and associated with each guest program. For those guest programs that are not currently dispatchable, interruptions can be posted for the guests and notifications to the hypervisor can be aggregated. The hypervisor can then process a plurality of notifications for the plurality of guests in a single invocation.

Claims (9)

1. A system of managing input/output (I/O) interruptions, said system comprising:

an aggregated list of a plurality of notifications for a plurality of guest programs of a computing environment for which a plurality of I/O interruptions are to be presented; and

a hypervisor of the computing environment to process at least one notification of the plurality of notifications of the list.

2. An article of manufacture comprising:

at least one computer usable storage medium having computer readable program code logic stored thereon to manage input/output (I/O) interruptions, the computer readable program code logic comprising:

logic to obtain an I/O interruption for a guest program of a virtualized real memory environment;

logic to determine a dispatch state of the guest program;

logic to provide the I/O interruption to the guest program absent intervention by a hypervisor of the virtualized real memory environment, in response to the dispatch state being of one state; and

logic to provide the I/O interruption to the guest program with hypervisor intervention, in response to the dispatch state being of another state.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2020
From: DAEDALUS GROUP, LLC
To: DAEDALUS BLUE LLC
Reel/Frame 051737/0191 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 27, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: DAEDALUS GROUP, LLC
Reel/Frame 051710/0445 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2019
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: DAEDALUS GROUP LLC
Reel/Frame 051032/0784 →