IP Library Granted Patent US 7,989,845
Granted Patent B2
US 7,989,845 · App. 12/126,395 · Granted Aug 2, 2011

Semiconductor device having a hetero-junction bipolar transistor and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,989,845
App. No.
12/126,395
Granted
Aug 2, 2011
Kind
B2
Abstract

The object of the present invention is to provide a semiconductor device and the manufacturing method thereof which are capable of preventing decrease in the collector breakdown voltage and reducing the collector resistance. The semiconductor device according to the present invention includes: a HBT formed on a first region of a semiconductor substrate; and an HFET formed on a second region of the semiconductor substrate, wherein the HBT includes: an emitter layer of a first conductivity; a base layer of a second conductivity that has a band gap smaller than that of the emitter layer; a collector layer of the first conductivity or a non-doped collector layer; and a sub-collector layer of the first conductivity which are formed sequentially on the first region, and the HFET includes an electron donor layer including a part of the emitter layer, and a channel layer formed under the electron donor layer.

Claims (46)

1. A semiconductor device, comprising:

a hetero junction bipolar transistor formed on a first region of a semiconductor substrate; and

a field effect transistor formed on a second region of the semiconductor substrate,

wherein said hetero junction bipolar transistor includes an emitter layer of a first conductivity type, a base layer of a second conductivity type, a collector layer of the first conductivity type or a non-doped collector layer, and a sub-collector layer of the first conductivity type which are formed sequentially on the first region,

said base layer has a band gap smaller than a band gap of said emitter layer, and

said field effect transistor includes an electron donor layer including a part of said emitter layer, and a channel layer formed under said electron donor layer, wherein said hetero junction bipolar transistor further includes an emitter contact region of the first conductivity type formed in said first region, an emitter electrode that contacts said emitter contact region, a base electrode that contacts said base layer, and a collector electrode that contacts said sub-collector layer, said base electrode being formed in a region distinct from a region on a line that connects said collector electrode and said emitter electrode in a plane view.

2. The semiconductor device according to claim 1 ,

wherein said channel layer is formed by implanting an ion species of the first conductivity type.

3. The semiconductor device according to claim 1 ,

wherein said channel layer is formed by epitaxially growing a semiconductor layer on the semiconductor substrate, the semiconductor layer being formed by implanting an ion species of the first conductivity type.

4. The semiconductor device according to claim 1 , further comprising:

an isolation region which electrically isolates said channel layer in the second region from said hetero junction bipolar transistor, and

said isolation region is formed by implanting an ion species in the channel layer or by forming a mesa isolation region.

5. The semiconductor device according to claim 1 ,

wherein said field effect transistor further includes a source electrode contacting a source region and a drain electrode contacting a drain region, and

said source electrode, a drain electrode, and said emitter electrode are made of a same material.

6. The semiconductor device according to claim 5 ,

wherein said emitter electrode, said source electrode, and said drain electrode are formed by thermal diffusion of the material, after the material is formed on said emitter layer and said electron donor layer.

7. The semiconductor device according to claim 1 ,

wherein said field effect transistor further includes a gate electrode, and

said base electrode and said gate electrode are made of a same material.

8. The semiconductor device according to claim 7 ,

wherein said gate electrode is formed on said electron donor layer.

9. The semiconductor device according to claim 1 ,

wherein said field effect transistor further includes a gate electrode, and

said gate electrode is made of a same material of a part of the base layer and of said base electrode, and is formed on said electron donor layer.

10. The semiconductor device according to claim 1 ,

wherein the semiconductor substrate is made of GaAs, and said emitter layer is made of InGaP.

11. The semiconductor device according to claim 7 ,

wherein the material of said base electrode and said gate electrode is a single layer film or a laminated film, the film including Pt.

12. The semiconductor device of claim 1 , wherein said emitter contact region is formed using ion implantation and annealing.

13. The semiconductor device of claim 1 , wherein said base layer is formed on said emitter layer in direct contact, a portion that overlaps said base electrode in the plane view being depleted, said portion being disposed under said base layer and including at least said emitter layer.

14. A semiconductor device, comprising:

a hetero junction bipolar transistor formed on a first region of a semiconductor substrate; and

a field effect transistor formed on a second region of the semiconductor substrate,

wherein said hetero junction bipolar transistor includes an emitter layer of a first conductivity type, a base layer of a second conductivity type, a collector layer of the first conductivity type or a non-doped collector layer, and a sub-collector layer of the first conductivity type which are formed sequentially on the first region,

said base layer has a band gap smaller than a band gap of said emitter layer, and

said field effect transistor includes an electron donor layer including a part of said emitter layer, and a channel layer formed under said electron donor layer,

wherein said hetero junction bipolar transistor further includes an emitter contact region of the first conductivity type formed in the first region, an emitter electrode that contacts said emitter contact region, a base electrode that contacts said base layer, and a collector electrode that contacts said sub-collector layer,

said base electrode being formed in a region distinct from a region between said collector electrode and said emitter electrode in a plane view.

15. A semiconductor device, comprising:

a hetero junction bipolar transistor formed on a first region of a semiconductor substrate; and

a field effect transistor formed on a second region of the semiconductor substrate,

wherein said hetero junction bipolar transistor includes an emitter layer of a first conductivity type, a base layer of a second conductivity type, a collector layer of the first conductivity type or a non-doped collector layer, and a sub-collector layer of the first conductivity type which are formed sequentially on the first region,

said base layer has a band gap smaller than a band gap of said emitter layer, and

said field effect transistor includes an electron donor layer including a part of said emitter layer, and a channel layer formed under said electron donor layer, wherein an emitter region of said hetero junction bipolar transistor includes an emitter layer and an emitter contact region that contact an emitter electrode of said hetero junction bipolar transistor, said emitter contact region being formed in a region distinct from a base electrode of said hetero-junction bipolar transistor in a plane view.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2014
From: PANASONIC CORPORATION
To: COLLABO INNOVATIONS, INC.
Reel/Frame 033021/0806 →
LIEN Recorded Jan 13, 2014
From: COLLABO INNOVATIONS, INC.
To: PANASONIC CORPORATION
Reel/Frame 031997/0445 →
CHANGE OF NAME Recorded Nov 20, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2008
From: MURAYAMA, KEIICHI; TAMURA, AKIYOSHI; MIYAMOTO, HIROTAKA; MIYAJIMA, KENICHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 021290/0498 →