IP Library Granted Patent US 7,760,041
Granted Patent B2
US 7,760,041 · App. 12/127,126 · Granted Jul 20, 2010

Pulse-width modulator methods and apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,760,041
App. No.
12/127,126
Granted
Jul 20, 2010
Kind
B2
Abstract

Otherwise conventional pulse-width modulators (PWMs) generate signals that can be converted into other forms by reshapers, and thereby overcome many of the problems of conventional PWMs in applications that demand high performance, such as switched-mode amplifiers and radio-frequency transmitters in modern communication systems. With a suitable reshaper, a conventional PWM differential signal can be converted into a signal more typical of linear amplification with nonlinear components (LINC) and still retain low-frequency information, such as the information needed for linearization of a switched-mode amplifier. Apparatus and methods of transforming signals are disclosed.

Claims (12)

1. A pulse-width modulator, comprising:

a circuit configured to receive an input signal and to generate at least two intermediate output signals, wherein the input signal includes an envelope component and a phase component, and the at least two intermediate output signals are respective trains of pulses, and the circuit comprises a network of two comparators and an inverter, and rising and falling edges of pulses in the intermediate output signals determine temporal positions of edges of pulses in the final output signals; and

a reshaper configured to receive the at least two intermediate output signals and, based on the at least two output signals, to produce two final output signals, wherein each final output signal is a train of pulses, and a difference between the final output signals includes a train of pulses that have amplitudes which can be bipolar, that have widths which correspond to the envelope component of the input signal, and that have temporal positions which correspond to the phase component of the input signal, and the reshaper comprises at least two pairs of latches and at least two exclusive-OR gates, the pairs of latches are configured to convert the intermediate output signals and their inverses into second intermediate output signals that are provided to the exclusive-OR gates, and based on the second intermediate output signals, the exclusive-OR gates generate the final output signals; and

a network that generates a feed-back signal based on the second intermediate output signals, wherein the network includes at least two logical NAND gates that generate a signal representative of a phase of the second intermediate output signals, and the feed-back signal is based on the phase-representative signal.

2. The modulator of claim 1 , wherein the latches are D-latches and the intermediate output signals and their inverses are provided to clock inputs of the D-latches.

3. A pulse-width modulator, comprising:

a circuit configured to receive an input signal and to generate at least two intermediate output signals, wherein the input signal includes an envelope component and a phase component, and the at least two intermediate output signals are respective trains of pulses; and

a reshaper configured to receive the at least two intermediate output signals and, based on the at least two output signals, to produce two final output signals, wherein each final output signal is a train of pulses; a difference between the final output signals includes a train of pulses that have amplitudes which can be bipolar, that have widths which correspond to the envelope component of the input signal, and that have temporal positions which correspond to the phase component of the input signal; and the reshaper includes two pairs of logic gates and a NAND gate for each pair that produce the final output signals based on signals from the pairs of logic gates;

wherein the circuit comprises a network of four comparators and a phase shifter, wherein the network receives the phase and envelope components of the input signal and converts the components into respective pairs of intermediate output signal components.

4. The modulator of claim 3 , further comprising a feedback network that includes low-pass filters configured to produce portions of the intermediate output signal components to be fed back to the circuit.

5. The modulator of claim 1 , wherein the modulator is included in a switched-mode amplifier.

6. The modulator of claim 1 , wherein the modulator is included in a radio-frequency transmitter.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 18, 2013
From: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
To: FINGERPRINT CARDS AB
Reel/Frame 031621/0426 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 11, 2008
From: BRYANT, CARL
To: TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)
Reel/Frame 021131/0471 →