IP Library Granted Patent US 8,098,654
Granted Patent B2
US 8,098,654 · App. 12/176,516 · Granted Jan 17, 2012

Storage system, computer system and interface module

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,098,654
App. No.
12/176,516
Granted
Jan 17, 2012
Kind
B2
Abstract

An interface module comprises a serial signal transceiver to be connected to an external transmission path and an interface processing unit connected to the transceiver. The interface processing unit comprises a serializer/deserializer circuit, an encoder/decoder, a protocol processing unit having at least two kinds of selectable protocol processing functions, and a communicate mode switch circuit for changing reference clock to be supplied to the serializer/deserializer circuit in conjunction with switching of the protocol processing function from one to another.

Claims (26)

1. An interface module comprising:

a first signal transceiver to be coupled to a first transmission path;

a second signal transceiver to be coupled to a second transmission path;

a selector for selecting one of the first signal transceiver and the second signal transceiver;

a serializer/deserializer unit connected to the selector for performing conversion operations between serial signals and parallel signals, the serial signals being received from or transmitted to the selected one of the first signal transceiver and the second signal transceiver;

an encoder/decoder coupled to the serializer/deserializer unit so as to receive parallel signals from, or transmit parallel signals to, the serializer/deserializer; and

a protocol processing unit coupled to the encoder/decoder and selectively performing at least two types of protocol processing on the parallel signals received from, or the parallel signals transmitted to, the encoder/decoder;

wherein when an instruction specifying a first type protocol is supplied to the interface module, the selector selects the first signal transceiver as a transceiver to be coupled to the serializer/deserializer unit, a first type reference clock is supplied to the serializer/deserializer unit, and the protocol processing unit performs a first type of protocol processing for the parallel signals received from, or the parallel signals transmitted to, the encoder/decoder, and

wherein when an instruction specifying a second type protocol is supplied to the interface module, the selector selects the second signal transceiver as a transceiver to be coupled to the serializer/deserializer unit, a second type reference clock is supplied to the serializer/deserializer unit, and the protocol processing unit performs a second type of protocol processing for the parallel signals received from, or the parallel signals transmitted to, the encoder/decoder.

2. The interface module according to claim 1 , wherein the first type protocol is Fibre Channel protocol, and the second type protocol is Gigabit Ethernet protocol.

3. The interface module according to claim 1 , wherein the first type reference clock is a clock with 106.25 MHz, and the second type reference clock is a clock with 125 MHz.

4. The interface module according to claim 1 , wherein the interface module is coupled to a first storage controller of a first storage system, the first signal transceiver is coupled to a host computer via the first transmission path, and the second signal transceiver is coupled to a second storage controller of a second storage system.

5. A storage system, comprising:

a plurality of storage units;

a storage controller of the storage units; and

an interface module coupled to the storage controller, including:

a first signal transceiver to be coupled to a first transmission path; a second signal transceiver to be coupled to a second transmission path;

a selector for selecting one of the first signal transceiver and the second signal transceiver;

a serializer/deserializer unit connected to the selector for performing conversion operations between serial signals and parallel signals, the serial signals being received from or transmitted to the selected one of the first signal transceiver and the second signal transceiver;

an encoder/decoder coupled to the serializer/deserializer unit so as to receive parallel signals from, or transmit parallel signals to, the serializer/deserializer; and

a protocol processing unit coupled to the encoder/decoder and selectively performing at least two types of protocol processing on the parallel signals received from, or the parallel signals transmitted to, the encoder/decoder;

wherein when an instruction specifying a first type protocol is supplied to the interface module, the selector selects the first signal transceiver as a transceiver to be coupled to the serializer/deserializer unit, a first type reference clock is supplied to the serializer/deserializer unit, and the protocol processing unit performs a first type of protocol processing for parallel signals received from, or the parallel signals transmitted to, the encoder/decoder, and

wherein when an instruction specifying a second type protocol is supplied to the interface module, the selector selects the second signal transceiver as a transceiver to be coupled to the serializer/deserializer unit, a second type reference clock is supplied to the serializer/deserializer unit, and the protocol processing unit performs a second type of protocol processing for parallel signals received from, or the parallel signals transmitted to, the encoder/decoder.

6. The storage system according to claim 5 , wherein the first type protocol is Fibre Channel protocol, and the second type protocol is Gigabit Ethernet protocol.

7. The storage system according to claim 5 , wherein the first type reference clock is a clock with 106.25 MHz, and the second type reference clock is a clock with 125 MHz.

8. The storage system according to claim 5 , wherein the interface module is coupled to a first said storage controller of a first plurality of storage units, the first signal transceiver is coupled to a host computer via the first transmission path, and the second signal transceiver is coupled to a second said storage controller of a second plurality of storage units.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENT NUMBERS 10342096;10671117; 10716375; 10716376;10795407;10795408; AND 10827591 PREVIOUSLY RECORDED AT REEL: 58314 FRAME: 657. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 29, 2024
From: RAKUTEN, INC.
To: RAKUTEN GROUP, INC.
Reel/Frame 068066/0103 →
CHANGE OF NAME Recorded Dec 6, 2021
From: RAKUTEN, INC.
To: RAKUTEN GROUP, INC.
Reel/Frame 058314/0657 →
CHANGE OF ADDRESS Recorded Dec 17, 2015
From: RAKUTEN, INC.
To: RAKUTEN, INC.
Reel/Frame 037751/0006 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2014
From: GLOBAL D, LLC.
To: RAKUTEN, INC.
Reel/Frame 032503/0237 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 13, 2014
From: HITACHI, LTD.
To: GLOBAL D, LLC
Reel/Frame 032446/0285 →