IP Library Granted Patent US 8,156,451
Granted Patent B2
US 8,156,451 · App. 12/188,198 · Granted Apr 10, 2012

Method of manufacturing photomask

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,156,451
App. No.
12/188,198
Granted
Apr 10, 2012
Kind
B2
Abstract

A technique for quantitatively expressing a manufacturing difficulty level of a photomask and for efficiently manufacturing the photomask is provided. A mask manufacturing difficulty level different for each mask layout, product, and mask layer is relatively recognized with a mask manufacturing load index calculated by a mask manufacturing load prediction system, and when layout correction is possible, the final layout is corrected to a layout with a low difficulty level, and a mask ordering party provides a mask manufacturer with information regarding the mask manufacturing difficulty level in an early stage. The mask manufacturing load index is expressed with a defect guarantee load index and a lithography load index.

Claims (21)

1. A method of manufacturing a photomask comprising the steps of:

(a) calculating a photomask manufacturing load index based on a photomask manufacturing difficulty level;

(b) manufacturing the photomask by: a lithography step performed by a photomask lithography device; a defect inspection step performed by a defect inspection device; and

a defect correction step performed by a defect correction device, wherein

the step (a) comprises a step of

(a1) analyzing a mask layout,

the photomask manufacturing load index includes at least one of a defect guarantee load index and a lithography load index,

the defect guarantee load index is a first function to be determined based on: a number of errors as the number of patterns to be problematic in the photomask manufacturing extracted in the step (a1); and a priority of patterns arranged in the mask layout,

the lithography load index is a second function to be determined based on: a total number of Shots per a semiconductor chip, where a unit of lithography of the photomask lithography device is defined as a Shot; and an area of the semiconductor chip, and

in the step (a1), the mask layout is analyzed based on an analysis previously set so that the patterns to be problematic in the photomask manufacturing are extracted, and further the total number of Shots per the semiconductor chip is computed,

wherein information of the patterns to be problematic in the photomask manufacturing is analyzed so that a density distribution of the Shots is computed, and when the density of the Shot is high and exceeds a memory limit in the desired photomask lithography device, another photomask lithography device is selected so as not to exceed the memory limit.

2. A method of manufacturing a photomask comprising the steps of:

(a) calculating a photomask manufacturing load index based on a photomask manufacturing difficulty level;

(b) manufacturing the photomask by: a lithography step performed by a photomask lithography device; a defect inspection step performed by a defect inspection device; and a defect correction step performed by a defect correction device, wherein

the step (a) comprises a step of

(a1) analyzing a mask layout,

the photomask manufacturing load index includes at least one of a defect guarantee load index and a lithography load index,

the defect guarantee load index is a first function to be determined based on: a number of errors as the number of patterns to be problematic in the photomask manufacturing extracted in the step (a1); and a priority of patterns arranged in the mask layout,

the lithography load index is a second function to be determined based on: a total number of Shots per a semiconductor chip, where a unit of lithography of the photomask lithography device is defined as a Shot; and an area of the semiconductor chip, and

in the step (a1), the mask layout is analyzed based on an analysis previously set so that the patterns to be problematic in the photomask manufacturing are extracted, and further the total number of Shots per the semiconductor chip is computed,

wherein the patterns to be problematic in the photomask manufacturing are analyzed so that a density distribution of the Shots is computed, and when the density of the Shot is locally high and exceeds a memory limit in the desired photomask lithography device, a photomask lithography data having a small data size to be processed in one time is prepared so as to be within an allowable memory size of the desired photomask lithography device.

Assignments (4)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER Recorded Sep 1, 2010
From: RENESAS TECHNOLOGY CORP.
To: NEC ELECTRRONICS CORPORATION
Reel/Frame 024933/0869 →
CHANGE OF NAME Recorded Sep 1, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 024953/0404 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2008
From: NAGAMURA, YOSHIKAZU; NARUKAWA, SHOGO
To: RENESAS TECHNOLOGY CORP.; DAI NIPPON PRINTING CO., LTD.
Reel/Frame 021359/0703 →