IP Library Granted Patent US 9,477,602
Granted Patent B2
US 9,477,602 · App. 12/189,015 · Granted Oct 25, 2016

Cache refill control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,477,602
App. No.
12/189,015
Granted
Oct 25, 2016
Kind
B2
Abstract

A method and a device are disclosed for a cache memory refill control.

Claims (50)

1. A method comprising:

setting a stop threshold for a cache refill process, wherein the cache refill process includes storing a first quantity of data which is sufficient to fill a cache line in a cache controller, wherein the stop threshold comprises a second quantity of data that has been stored in a cache line since a start of a cache refill, wherein the second quantity of data is less than the first quantity of data;

registering a first cache miss for a first requested word;

in response to the first cache miss, starting a first cache refill by storing data in the cache;

in response to registering a second cache miss during the first cache refill:

determining an amount of data that has been stored in the cache since the start of the first cache refill;

stopping the first cache refill when the amount of data that has been stored does not reach or exceed the stop threshold; and

starting a second cache refill in response to the second cache miss.

2. The method of claim 1 wherein the stop threshold is dynamically adjusted.

3. The method of claim 1 wherein the second quantity of data is a predetermined number of words.

4. The method of claim 1 , comprising:

determining whether the requested word has been stored in the cache since the start of the first cache refill; and

stopping the first cache refill when the amount of data that has been stored does not meet or exceed the stop threshold and the requested word has been received; and

starting a second cache refill in response to the second cache miss.

5. The method of claim 4 further comprising: cancelling the cache line when the second cache miss occurs, the stop threshold has not been reached or exceeded, and the requested word has been received.

6. The method of claim 4 further comprising: completing the first cache refill when the second cache miss occurs and the stop threshold has been reached or exceeded before the requested word has been received.

7. The method of claim 6 wherein completing the first cache refill comprises starting at a critical word first in the cache line.

8. The method of claim 1 wherein the second quantity comprises a predetermined number of bits.

9. The method of claim 1 wherein a cache memory is coupled to a memory unit through a bus.

10. A device comprising:

a processor;

a cache memory; and

a cache controller coupled to the processor and the cache memory and configured to:

registering a first cache miss for a requested word;

in response to the first cache miss, starting a first cache refill by storing data in the cache, wherein the cache refill process includes storing a first quantity of data which is sufficient to fill a cache line in a cache controller;

in response to registering a second cache miss during the first cache refill:

determining an amount of data that has been stored in the cache since the start of the first cache refill; and

stopping the first cache refill when the amount of data that has been stored does not reach or exceed a stop threshold, wherein the stop threshold comprises a second quantity of data that has been stored in a cache line since a start of a cache refill, wherein the second quantity of data is less than the first quantity of data; and

starting a second cache refill in response to the second cache miss.

11. The device of claim 10 wherein the stop threshold may be dynamically adjusted while in operation.

12. The device of claim 10 wherein the stop threshold is stored as at least one bit in a cache controller memory or system memory.

13. The device of claim 10 wherein the second quantity of data is a predetermined number of words.

14. The device of claim 10 wherein the second quantity of data is a predetermined number of bits.

15. A device comprising:

a processor;

a memory unit coupled to the processor;

a cache memory unit coupled to the memory unit and including a cache line; and

a cache controller coupled to the cache memory unit and the processor and configured to:

request a critical first word from the cache line,

register a first cache miss,

generate a first cache refill request following the first cache miss, wherein the first cache refill request comprises instructions to fill the cache line in the cache memory unit with a first quantity of data sufficient to fill the cache line retrieved from the memory unit,

start a first cache refill in response to the generated first cache refill request;

register a second cache miss during the first cache refill;

determine whether the critical first word has been received;

determine whether a stop threshold has been met, wherein the stop threshold comprises a second quantity of data that has been stored in a cache line since a start of a cache refill, wherein the second quantity of data is less than the first quantity of data;

stop the started first cache refill when the critical first word has been received and the stop threshold has not been reached or exceeded.

16. The device of claim 15 wherein the stop threshold may be dynamically adjusted while in operation.

17. The device of claim 15 wherein the stop threshold is stored as at least one bit in a cache controller memory or system memory.

18. The device of claim 15 wherein the second quantity of data is a predetermined number of words.

19. The device of claim 15 wherein the second quantity of data is a predetermined number of bits cache memory unit is coupled to the memory unit through a serial bus.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →