IP Library Granted Patent US 8,350,296
Granted Patent B2
US 8,350,296 · App. 12/195,801 · Granted Jan 8, 2013

Enhancement mode III-nitride device with floating gate and process for its manufacture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,350,296
App. No.
12/195,801
Granted
Jan 8, 2013
Kind
B2
Abstract

An enhancement mode III-Nitride device has a floating gate spaced from a drain electrode which is programmed by charges injected into the floating gate to form a permanent depletion region which interrupts the 2-DEG layer beneath the floating gate. A conventional gate is formed atop the floating gate and is insulated therefrom by a further dielectric layer. The device is a normally off E mode device and is turned on by applying a positive voltage to the floating gate to modify the depletion layer and reinstate the 2-DEG layer. The device is formed by conventional semiconductor fabrication techniques.

Claims (25)

1. An enhancement mode III-Nitride device comprising first and second adjacent and diverse III-Nitride layers defining a 2-DEG normally conductive layer at their interface;

spaced source and drain electrodes connected to a top surface of said first III-Nitride layer;

a field dielectric layer disposed between said source and drain electrodes; and

a floating gate structure supported on said top surface of said first III-Nitride layer and disposed between said source and drain electrodes in a window formed in said field dielectric layer;

said floating gate structure comprising a first dielectric layer fixed to said top surface of said first III-Nitride layer and a conductive floating gate disposed atop said first dielectric layer;

a second dielectric layer disposed atop said conductive floating gate and a conductive control gate partially disposed atop said second dielectric layer such that a bottom surface of a portion of said conductive control gate is horizontally coplanar with a bottom surface of said conductive floating gate.

2. The device of claim 1 , which further includes a fixed electron charge in said floating gate to produce a depletion region which interrupts said 2-DEG layer in the absence of a turn-on gate voltage on said control gate.

3. The device of claim 2 , wherein the application of a control turn on voltage to said conductive control gate reduces the charge in said floating gate to restore the conduction of said 2-DEG layer under said floating gate to turn on the device.

4. The device of claim 1 , wherein said first III-Nitride layer is an AlGaN layer and said second III-Nitride layer is a GaN layer.

5. The device of claim 2 , wherein said first III-Nitride layer is an AlGaN layer and said second III-Nitride layer is a GaN layer.

6. The device of claim 3 , wherein said first III-Nitride layer is an AlGaN layer and said second III-Nitride layer is a GaN layer.

7. A process of manufacture of an enhancement mode III-Nitride device;

said III-Nitride device comprising first and second adjacent III-Nitride layers defining a 2-DEG normally conductive layer at their interface; and spaced source and drain electrodes connected to a top surface of said first III-Nitride layer;

a field dielectric layer disposed between said source and drain electrodes; and

a floating gate structure supported on said top surface of said first III-Nitride layer and disposed between said source and drain electrodes in a window formed in said field dielectric layer;

said floating gate structure comprising a first dielectric layer fixed to said top surface of said first III-Nitride layer;

a conductive floating gate disposed atop said first dielectric layer;

a second dielectric layer disposed atop said conductive floating gate; and

a conductive control gate partially disposed atop said second dielectric layer such that a bottom surface of a portion of said conductive control gate is horizontally coplanar with a bottom surface of said conductive floating gate;

said process including the injection of an electron charge into said conductive floating gate.

8. The process of claim 7 , wherein said device is turned on by applying a positive voltage to said control gate to reduce the charge in said floating gate.

9. The process of claim 7 , wherein said first III-Nitride layer is AlGaN and said second III-Nitride layer is GaN.

10. The process of claim 9 , wherein said first III-Nitride layer is AlGaN and said second III-Nitride layer is GaN.

11. An enhancement mode III-Nitride device having a floating gate which is permanently negatively charged to normally interrupt a 2-DEG layer beneath the floating gate, and a control gate fixed at least partially above said floating gate and insulated therefrom to reduce said charge in said floating gate in response to a control voltage applied to said control gate to enable the reestablishment of said 2-DEG layer;

wherein a bottom surface of a portion of said control gate is horizontally coplanar with a bottom surface of said floating gate.

Assignments (3)
CHANGE OF NAME Recorded Jul 23, 2018
From: INTERNATIONAL RECTIFIER CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 046612/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2012
From: BRAMIAN, TONY
To: INTERNATIONAL RECTIFIER CORPORATION
Reel/Frame 029092/0141 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 26, 2008
From: BAHRAMIAN, HAMID TONY
To: INTERNATIONAL RECTIFIER CORP.
Reel/Frame 021441/0147 →