IP Library Granted Patent US 7,589,655
Granted Patent B2
US 7,589,655 · App. 12/204,482 · Granted Sep 15, 2009

Method and system for a control scheme on power and common-mode voltage reduction for a transmitter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,589,655
App. No.
12/204,482
Granted
Sep 15, 2009
Kind
B2
Abstract

Provided is a method and system for controlling current characteristics in a transceiver having a transmitter. The method includes identifying a phase control signal from an adjacent current cell preceding the particular current cell in time and logically ORing the phase control signal from the preceding cell with a phase control signal from the particular current cell.

Claims (7)

1. A current-mode digital-to-analog converter (DAC) circuit, comprising:

a plurality of current cell groups, each (i) being configurable for operating in different modes, (ii) configured to optimize quiescent current, (iii) and configured to minimize the disturbance of common-mode voltage;

wherein each of the current cell groups includes a number of current cells each having at least two input ports, each cell being configured to receive a respective wake-up signal via a first of the two input ports; and

wherein particular ones of the current cells are configured to receive through the second input port a wake-up signal output from an adjacent cell within its respective group.

2. The current-mode DAC according to claim 1 , wherein each cell includes a combining circuit; and

wherein signals received via the at least two inputs ports are combined.

3. The current-mode DAC according to claim 2 , wherein the signals received via the at least two input ports are combined using an ORing operation.

Assignments (4)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2008
From: CHEUNG, YEE LING; CHAN, KEVIN T.; MULDER, JAN
To: BROADCOM CORPORATION
Reel/Frame 021483/0548 →