Devices, systems, and methods for reducing signals
View Patent ↗Certain exemplary embodiments can provide a system, which can comprise a circuit adapted to cause an actuation of an output device according to a control output. The control output can be generated comprising a control signal, the control signal extracted from a sequence of clock pulses. The sequence of clock pulses can comprise the control signal.
1. A system comprising:
a circuit adapted to cause an actuation of an output device according to a control output, said control output generated comprising a control signal in a low state, said control signal extracted from a sequence of N clock pulses, said sequence containing said control signal, said sequence received across a clock signal isolation boundary of a programmable logic controller, said sequence outputted from said circuit via a serially coupled pair of inverters.
2. The system of claim 1 , wherein:
said control signal is embedded in said sequence of N clock pulses.
3. The system of claim 1 , wherein:
said sequence of N clock pulses is buffered.
4. The system of claim 1 , wherein:
said received sequence is combined with information received from a pulse detector.
5. The system of claim 1 , wherein:
said received sequence is combined with information received from an Extended Pulse Low Detector.
6. The system of claim 1 , wherein:
said control signal is a latch signal.
7. The system of claim 1 , wherein:
N equals 16.
8. The system of claim 1 , wherein:
said control signal is extracted utilizing combinatorial logic.
9. A method comprising:
causing an actuation of an output device according to a control output, said control output generated comprising a control signal in a low state, said control signal extracted from a sequence of N clock pulses, said sequence containing said control signal, said sequence received across a clock signal isolation boundary of a programmable logic controller, said sequence outputted from said circuit via a serially coupled pair of inverters.
10. The method of claim 9 , further comprising:
receiving said sequence.
11. Said method of claim 9 , further comprising:
extracting said control signal from said sequence.
12. The method of claim 9 , further comprising:
generating said control output.
13. The method of claim 9 , further comprising:
embedding said control signal in said sequence of N clock pulses.
14. The method of claim 9 , further comprising:
buffering said sequence of N clock pulses.
15. The method of claim 9 , further comprising:
combining said received sequence with information received from a pulse detector.
16. The method of claim 9 , further comprising:
combining said received sequence with information received from an Extended Pulse Low Detector.
17. The method of claim 9 , further comprising:
said control signal is a latch signal.
18. The method of claim 9 , further comprising:
N equals 16.
19. The method of claim 9 , further comprising:
said control signal is extracted utilizing combinatorial logic.
20. The method of claim 9 , further comprising:
said control signal is extracted utilizing a microprocessor.
21. A machine-readable medium comprising machine-implementable instructions for activities comprising:
causing an actuation of an output device according to a control output, the control output generated comprising a control signal in a low state, the control signal extracted from a sequence of N clock pulses, the sequence containing the control signal, the sequence received across a clock signal isolation boundary of a programmable logic controller, said sequence outputted from said circuit via a serially coupled pair of inverters.