IP Library Granted Patent US 8,687,325
Granted Patent B2
US 8,687,325 · App. 12/209,064 · Granted Apr 1, 2014

Micro-electromechanical switch protection in series parallel topology

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,687,325
App. No.
12/209,064
Granted
Apr 1, 2014
Kind
B2
Abstract

An electrical switching device is presented. The electrical switching device includes multiple switch sets coupled in series. Each of the switch sets includes multiple switches coupled in parallel. A control circuit is coupled to the multiple switch sets and configured to control opening and closing of the switches. One or more intermediate diodes are coupled between the control circuit and each point between a respective pair of switch sets.

Claims (32)

1. A device comprising:

a plurality of micro-electromechanical system switch sets coupled in series at common points, each switch set comprising a plurality of switches coupled in parallel between a first common point and a second common point;

a control circuit coupled to the plurality of switch sets and configured to control opening and closing of the switches; and

one or more intermediate diodes coupled between the control circuit and a common point between each respective pair of the plurality of switch sets.

2. The device of claim 1 , wherein the control circuit is configured to forward bias the intermediate diodes during closing of the switches.

3. The device of claim 1 , wherein the control circuit is configured to forward bias the intermediate diodes during opening of the switches.

4. The device of claim 1 , comprising a grading network coupled across each switch set.

5. The device of claim 4 , wherein the grading network is coupled to a point upstream of the plurality of switch sets, and to a point downstream of the plurality of switch sets, and to points between each adjacent pair of switch sets.

6. The device of claim 5 , wherein the grading network includes a resistor, a capacitor and a varistor coupled in parallel with each switch set.

7. The device of claim 1 , wherein a line-side diode and a load-side diode are coupled between the control circuit and respectively, a point on a line-side and a point on a load-side of the switch sets, wherein the control circuit is configured to forward bias the line-side diode and the load-side diode.

8. The device of claim 7 , wherein the line-side diode and the load-side diode have a higher current rating than the intermediate diodes.

9. The device of claim 7 , wherein each of the line-side diode and the load-side diode comprises a plurality of diodes electrically coupled in parallel to effectively form pairs of diodes having a higher current capacity than the intermediate diodes.

10. The device of claim 9 , wherein each diode of the parallel coupled diodes is substantially identical to each of the intermediate diodes.

11. The device of claim 1 , wherein the intermediate diodes further comprises series resistors.

12. The device of claim 1 , further comprising a pair of line-side diodes coupled between the control circuit and a point upstream of the plurality of switch sets.

13. The device of claim 1 , further comprising a pair of load-side diodes coupled between the control circuit and a point downstream of the plurality of switch sets.

14. A system comprising:

a switching circuitry comprising a micro-electromechanical system switch configured to switch the system from a first switching state to a second switching state;

a voltage draining circuitry coupled to the switching circuitry, wherein the voltage draining circuitry comprises at least one pair of diodes and is configured to drain a voltage at contacts of the switching circuitry, wherein the at least one pair of diodes comprises at least one of a line-side diode, a load-side diode, or an intermediate diode comprising a lower rating than the line-side diode or the load-side diode; and

a control circuitry coupled to the voltage draining circuitry, wherein the control circuitry is configured to supply a pulse signal, and wherein the pulse signal is applied to the voltage draining circuitry to initiate an operation of the switching circuitry.

15. The system of claim 14 , further comprising a grading network coupled in parallel with the switching circuitry, the grading network adapted to distribute uniform voltage across the switching circuitry.

16. The system of claim 14 , wherein the pulse signal is configured to forward bias the at least one pair of diodes.

17. The system of claim 15 , wherein the grading network further comprises at least one of a metal oxide varistor or a resistor.

18. The system of claim 17 , wherein the metal oxide varistor is further configured to restrain a rate-of-change of a voltage that develops across the switching circuitry.

19. A method comprising:

triggering a current pulse into at least one pair of diodes via a control circuit, wherein the at least one pair of diodes are coupled between a plurality of micro-electromechanical system switch sets coupled in series at common points and the control circuit, and wherein each switch set comprises a plurality of switches coupled in parallel between a first common point and a second common point and the at least one pair of diodes are coupled between a common point and the control unit;

biasing the at least one pair of diodes based upon the triggering; and

discharging a voltage across the plurality of switch sets via biasing of the at least one pair of diodes.

20. The method of claim 19 , wherein the current pulse enables biasing the at least one pair of diodes.

21. The method of claim 19 , further comprising channeling a bulk of current through a plurality of line-side diodes and a plurality of load-side diodes.

22. The method of claim 19 , further comprising absorbing inductive energy in at least one of the plurality of switch sets.

23. The method of claim 19 , further comprising distributing the voltage equally across the plurality of switch sets via a grading network.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2025
From: GENERAL ELECTRIC COMPANY
To: GE INTELLECTUAL PROPERTY LICENSING, LLC
Reel/Frame 070636/0815 →
CHANGE OF NAME Recorded Mar 26, 2025
From: GE INTELLECTUAL PROPERTY LICENSING, LLC
To: DOLBY INTELLECTUAL PROPERTY LICENSING, LLC
Reel/Frame 070643/0907 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2025
From: DOLBY INTELLECTUAL PROPERTY LICENSING, LLC
To: EDISON INNOVATIONS, LLC
Reel/Frame 070293/0273 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2008
From: PREMERLANI, WILLIAM JAMES; O'BRIEN, KATHLEEN ANN; SCHELENZ, OWEN JANNIS
To: GENERAL ELECTRIC COMPANY
Reel/Frame 021545/0219 →