Systems, devices, and/or methods for managing programmable logic controller processing
Certain exemplary embodiments can provide a programmable logic controller, which can comprise a Reduced Instruction Set Computer (RISC) processor. The RISC processor can be adapted to, responsive to a received request to process a Boolean operation, execute a single processor data access instruction addressed to a region of a memory-mapped register corresponding to the Boolean operation.
1. A system comprising:
a Reduced Instruction Set Computer (RISC) processor adapted to execute a single processor data access instruction in response to a received request to process a Boolean operation addressed to a region of a memory-mapped register of the RISC processor corresponding to said Boolean operation.
2. The system of claim 1 , wherein:
said processor is adapted to select a performed operation based on an address associated with said region of said memory-mapped register corresponding to said Boolean operation.
3. The system of claim 1 , wherein:
said processor is adapted to select a location of a memory bit to use in a performed operation based on an address associated with said region of said memory-mapped register corresponding to said Boolean operation.
4. The system of claim 1 , wherein:
said processor is adapted to access said region of said memory-mapped register corresponding to said Boolean operation.
5. The system of claim 1 , wherein:
said single processor data access instruction is a normal data read processor instruction.
6. The system of claim 1 , wherein:
said single processor data access instruction is a normal data write processor instruction.
7. The system of claim 1 , wherein:
fulfilling said single processor data access instruction requires no coprocessor interactions.
8. The system of claim 1 , wherein:
said region of said memory-mapped register corresponding to said Boolean operation comprises an Input Process Image area.
9. The system of claim 1 , wherein:
said region of said memory-mapped register corresponding to said Boolean operation comprises an Intermediate Result area.
10. The system of claim 1 , wherein:
said region of said memory-mapped register corresponding to said Boolean operation comprises an Output Process Image area.
11. The system of claim 1 , wherein:
said processor is comprised within an Application Specific Integrated Circuit (ASIC).
12. The system of claim 1 , wherein:
said processor is comprised within a programmable logic controller (PLC).
13. The system of claim 1 , wherein:
said processor is adapted to store a result of said Boolean operation in a memory flag.
14. The system of claim 1 , wherein:
said processor is adapted to store a result of said Boolean operation in a Result of Logic Operation memory flag.
15. A method comprising:
at a programmable logic controller, receiving a request to process a Boolean operation addressed to a region of a memory-mapped register of the programmable logic controller corresponding to the Boolean operation, and in response to the received request, executing a single processor data access instruction.
16. A machine-readable medium comprising machine-implementable instructions for activities comprising:
receiving a request to process a Boolean operation addressed to a region of a memory-mapped register corresponding to said Boolean operation, and in response to the received request, executing a single processor data access instruction.
17. A system comprising:
an Application Specific Integrated Circuit (ASIC) comprising a Reduced Instruction Set Computer (RISC) processor adapted to, execute a single processor data access instruction in response to a received request to process a Boolean operation addressed to a region of a memory-mapped register of said RISC processor corresponding to said Boolean operation, said processor comprised by a programmable logic controller.